SC414 Ver la hoja de datos (PDF) - Semtech Corporation

Número de pieza

componentes Descripción

Fabricante

SC414

6A Integrated FET Regulator with 5V LDO

Semtech Corporation 

SC414/SC424

Applications Information (continued)

Because the on-times are forced to occur at intervals no

greater than 40μs, the frequency will not fall far below

25kHz. Figure 5 shows ultrasonic power-save operation.

FB Ripple

Voltage (VFB)

minimum fSW ~ 25kHz

FB threshold

(750mV)

Inductor

(0A)

Current

On-time

(TON)

DH On-time is triggered when

VFB reaches the FB Threshold

DH

40μs time-out

DL

FB Ripple

Voltage

(VFB)

Inductor

Current

Dead time varies

according to load

FB threshold

(750mV)

Zero (0A)

On-time (TON)

DH On-time is triggered when

DH

VFB reaches the FB Threshold.

DL

DL drives high when on-time is completed.

DL remains high until inductor current reaches zero.

Figure 6 — Power-save Operation

After the 40μsec time-out, DL drives high if VFB

has not reached the FB threshold.

Figure 5 — Ultrasonic Power-save Operation

Power-save Mode Operation (SC424)

The SC424 provides power-save operation at light loads

with no minimum operating frequency. With power-save

enabled, the internal zero crossing comparator monitors

the inductor current via the voltage across the low-side

MOSFET during the off-time. If the inductor current falls to

zero for 8 consecutive switching cycles, the controller

enters power-save operation. It will turn off the low-side

MOSFET on each subsequent cycle provided that the

current crosses zero. At this time both MOSFETs remain

off until V drops to the 750mV threshold. Because the

FB

MOSFETs are off, the load is supplied by the output capaci-

tor. If the inductor current does not reach zero on any

switching cycle, the controller immediately exits power-

save and returns to forced continuous mode. Figure 6

shows power-save operation at light loads.

Smart Power-save Protection

Active loads may leak current from a higher voltage into

the switcher output. Under light load conditions with

power-save enabled, this can force V to slowly rise and

OUT

reach the over-voltage threshold, resulting in a hard shut-

down. Smart power-save prevents this condition. When

the FB voltage exceeds 10% above nominal (exceeds

825mV), the device immediately disables power-save, and

DL drives high to turn on the low-side MOSFET. This draws

current from V through the inductor and causes V to

OUT

OUT

fall. When V drops back to the 750mV trip point, a normal

FB

T switching cycle begins. This method prevents a hard

ON

OVP shutdown and also cycles energy from V back to

OUT

V . It also minimizes operating power by avoiding forced

IN

conduction mode operation. Figure 7 shows typical wave-

forms for the Smart Power-save feature.

SmartDriveTM

For each DH pulse, the DH driver initially turns on the

high-side MOSFET at a slower speed, allowing a softer,

smooth turn-off of the low-side diode. Once the DH node

is high and the LX voltage has risen 1V above PGND, the

SmartDrive circuit automatically drives the high-side

MOSFET on at a rapid rate. This technique reduces ringing

while maintaining high efficiency and also avoids the

need for snubbers or series resistors in the gate drive.

17

Share Link: