DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MPC9608 Ver la hoja de datos (PDF) - Motorola => Freescale

Número de pieza
componentes Descripción
Fabricante
MPC9608
Motorola
Motorola => Freescale Motorola
MPC9608 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Freescale Semiconductor, Inc.
MPC9608
TABLE 1. PIN CONFIGURATION
Pin
I/O
Type
CCLK
Input
LVCMOS
FB_IN
Input
LVCMOS
F_RANGE[0:1] Input
LVCMOS
BSEL
Input
LVCMOS
PLL_EN
Input
LVCMOS
OE
Input
LVCMOS
CLK_STOP
Input
LVCMOS
QA0-4, QB0-4 Output
LVCMOS
QFB
Output
LVCMOS
GND
Supply
Ground
VCCA
Supply
VCC
VCC
Supply
VCC
Function
PLL reference clock signal
PLL feedback signal input, connect to a QFB output
PLL frequency range select
Frequency divider select for bank B outputs
PLL enable/disable
Output enable/disable (high-impedance tristate)
Synchronous clock enable/stop
Clock outputs
PLL feedback signal output. Connect to FB_IN
Negative power supply
PLL positive power supply (analog power supply). The MPC9608 requires an external RC filter for
the analog power supply pin VCCA. Refer to the Applications Information section for details.
Positive power supply for I/O and core
TABLE 2. FUNCTION TABLE
Control
Default
0
1
F_RANGE[0:1]
00 PLL frequency range. Refer to Table 3 “Clock frequency configuration for QFB connected to FB_IN”
BSEL
0
fQB0-4 = fQA0-4
fQB0-4 = fQA0-4 ÷ 2
CLK_STOP
0
Outputs enabled
Outputs synchronously stopped in logic low state
OE
0
Outputs enabled (active)
Outputs disabled (high-impedance state), independent on
CLK_STOP. Applying OE = 1 and PLL_EN = 1 resets the device. The
PLL feedback output QFB is not affected by OE.
PLL_EN
0
Normal operation mode with PLL enabled. Test mode with PLL disabled. CCLK is substituted for the internal
VCO output. MPC9608 is fully static and no minimum frequency limit
applies. All PLL related AC characteristics are not applicable.
Applying OE = 1 and PLL_EN = 1 resets the device.
TABLE 3. Clock Frequency Configuration for QFB connected to FB_IN
F_RANGE[0] F_RANGE[1]
0
0
0
0
BSEL
0
1
fREF (CCLK)
range [MHz]
100.0 200.0
QA0-QA4
Ratio
fQA0-4 [MHz]
fREF
100.0 200.0
0
1
0
50.0 100.0
fREF
50.0 100.0
0
1
1
1
0
0
25.0 50.0
fREF
25.0 50.0
1
0
1
1
1
0
12.5 25.0
fREF
12.5 25
1
1
1
QB0-B4
Ratio
fQB0-4 [MHz]
fREF
100.0 200.0
fREF ÷ 2
50.0 25.0
fREF
50.0 100.0
fREF ÷ 2
25.0 50.0
fREF
25.0 50.0
fREF ÷ 2
12.5 25.0
fREF
12.5 25.0
fREF ÷ 2
6.25 12.5
QFB
fREF
fREF
fREF
fREF
fREF
fREF
fREF
fREF
TIMING SOLUTIONS
For More Information On This Product,
3
Go to: www.freescale.com

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]