EM78P142SS10J Ver la hoja de datos (PDF) - ELAN Microelectronics

Número de pieza

componentes Descripción

Fabricante

EM78P142SS10J

8-Bit Microprocessor with OTP ROM

ELAN Microelectronics 

EM78P142

8-Bit Microprocessor with OTP ROM

6.1.4 R3 (Status Register)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

RST

IOCS

-

T

P

Z

DC

C

Bit 7 (RST): Bit of reset type

Set to “1” if wake-up from sleep on pin change, comparator status

change, or AD conversion completed. Set to “0” if wake-up from other

reset types.

Bit 6 (IOCS): Select the Segment of IO control register

0 = Segment 0 (IOC50 ~ IOCF0) selected

1 = Segment 1 (IOC51 ~ IOCC1) selected

Bit 5:

Not used (reserved)

Bit 4 (T):

Time-out bit. Set to “1” by the "SLEP" and "WDTC" commands or during

power on, and reset to “0” by WDT time-out (for more details see Section

6.5.2, The T and P Status under Status Register).

Bit 3 (P):

Power-down bit. Set to “1” during power-on or by a "WDTC" command

and reset to “0” by a "SLEP" command (see Section 6.5.2, The T and P

Status under Status Register for more details).

Bit 2 (Z):

Bit 1 (DC):

Zero flag. Set to "1" if the result of an arithmetic or logic operation is

zero.

Auxiliary carry flag

Bit 0 (C): Carry flag

6.1.5 R4 (RAM Select Register)

Bit 7:

Bit 6:

Set to “0” all the time

Used to select Bank 0 or Bank 1 of the register

Bits 5~0:

Used to select a register (Address: 00~0F, 10~3F) in indirect addressing

mode.

See table under Section 6.1.3.1 Data Memory Configuration.

6.1.6 R5 ~ R6 (Port 5 ~ Port 6)

R5 & R6 are I/O registers.

8•

Product Specification (V1.0) 01.25.2008

(This specification is subject to change without further notice)

Share Link: