DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

DS80C400 Ver la hoja de datos (PDF) - Dallas Semiconductor -> Maxim Integrated

Número de pieza
componentes Descripción
Fabricante
DS80C400
Dallas
Dallas Semiconductor -> Maxim Integrated Dallas
DS80C400 Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
DS80C400
Advanced power-management support positions the DS80C400 for portable and power-conscious
applications. The low-voltage microcontroller core runs from a 1.8V supply while the I/O remains 5V
tolerant, operating from a 3.3V supply. A power-management mode (PMM) allows software to switch
from the standard machine cycle rate of 4 clocks per cycle to 1024 clocks per cycle. For example, 40MHz
standard operation has a machine cycle rate of 10MHz. In PMM, at the same external clock speed,
software can select a 39kHz machine cycle rate, considerably reducing power consumption. The
microcontroller can be configured to automatically switch back from PMM to the faster mode in response
to external interrupts or serial port activity. The DS80C400 provides the ability to place the CPU into an
idle state or an ultra-low-power stop-mode state. As protection against brownout and power-fail
conditions, the microcontroller is capable of issuing an early warning power-fail interrupt and can
generate a power-fail reset.
Defaulting to true 8051-memory compatibility, the microcontroller is most powerful when taking
advantage of its enhanced memory architecture. The DS80C400 has a selectable 10-bit stack pointer that
can address up to 1kB of on-chip SRAM stack space for increased code efficiency. It can be operated in a
24-bit paged or 24-bit contiguous address mode, giving access to a much larger address range than the
standard 16-bit address mode. Support for merged program and data memory access allows in-system
programming, and it can be configured to internally demultiplex data and the lowest address byte, thereby
eliminating the need for an external latch and potentially allowing the use of slower memory devices.
10 of 125

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]