ISP1583 Ver la hoja de datos (PDF) - NXP Semiconductors.
Número de pieza
componentes Descripción
Fabricante
ISP1583 Datasheet PDF : 100 Pages
| |||
NXP Semiconductors
ISP1583
Hi-Speed USB peripheral controller
Table 3. Pin description …continued
Symbol[1] Pin
Type[2] Description
ISP1583BS ISP1583ET; ISP1583ET1
ISP1583ET2
BUS_
62
B2
A3
I/O Bus configuration input — Selects bus mode during
CONF/
DA0[3]
power-up:
• LOW: split bus mode; multiplexed 8-bit address and
data bus on AD[7:0], separate DMA data bus
DATA[15:0][5]
• HIGH (connect to VCC(I/O)): generic processor mode;
separate 8-bit address on AD[7:0], 16-bit processor
data bus on DATA[15:0]; DMA is multiplexed on
processor bus DATA[15:0]
Address selection output — Selects the Task File
register of an ATA/ATAPI device at normal operation; see
Table 61
bidirectional pad; 10 ns slew-rate control; TTL; 5 V tolerant
WAKEUP 63
A2
B2
I
wake-up input; when this pin is at the HIGH level, the chip
is prevented from going into the suspend state and
wake-up the chip when already in suspend mode; when
not in use, connect this pin to ground through a 10 kΩ
resistor
When the RESET_N pin is LOW, ensure that the WAKEUP
pin does not go from LOW to HIGH; otherwise the device
will enter test mode.
input pad; TTL; 5 V tolerant
SUSPEND 64
C2
A2
O
suspend state indicator output; used as a power switch
control output to power-off or power-on external devices
when going into suspend mode or recovering from
suspend mode
CMOS output; 8 mA drive
DGND
-
B9
-
-
digital ground
DGND
exposed die J9
pad
B8, G7
-
ground supply; down bonded to the exposed die pad (heat
sink); to be connected to DGND during the PCB layout
[1] Symbol names ending with underscore N, for example, NAME_N, represent active LOW signals.
[2] All outputs and I/O pins can source 4 mA, unless otherwise specified.
[3] Control signals are not 3-stated.
[4] Add a decoupling capacitor (0.1 µF) to all the supply pins. For better EMI results, add a 0.01 µF capacitor in parallel to 0.1 µF.
[5] The DMA bus is in 3-state until a DMA command (see Section 9.4.1) is executed.
ISP1583_7
Product data sheet
Rev. 07 — 22 September 2008
© NXP B.V. 2008. All rights reserved.
11 of 99
Share Link: 