DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AS1150 Ver la hoja de datos (PDF) - austriamicrosystems AG

Número de pieza
componentes Descripción
Fabricante
AS1150
AMSCO
austriamicrosystems AG AMSCO
AS1150 Datasheet PDF : 15 Pages
First Prev 11 12 13 14 15
AS1150, AS1151
Data Sheet
austriamicrosystems
Cables and Connectors
Supported transmission media include printed circuit board traces, backplanes, and cables.
! Use cables and connectors with matched differential impedance (typically 100) to minimize impedance mis-
matches.
! Balanced cables such as twisted pair offer superior signal quality and tend to generate less EMI due to magnetic
field canceling effects. Balanced cables pick up noise as common mode, which is rejected by the LVDS receiver.
! Avoid the use of unbalanced cables such as ribbon cable or simple coaxial cable.
Termination
Due to the high data rates of LVDS drivers, matched termination will prevent the generation of any signal reflections,
and reduce EMI.
! The AS1151 has integrated termination resistors connected across the inputs of each receiver. The value of the
integrated resistor is specified in Table 2 on page 3.
! The AS1150 requires an external termination resistor. The termination resistor should match the differential imped-
ance of the transmission line and be placed as close to the receiver inputs as possible. Termination resistance val-
ues may range between 90 to 132depending on the characteristic impedance of the transmission medium. Use
1% surface-mount resistors.
Board Layout
The device should be placed as close to the interface connector as possible to minimize LVDS trace length.
! Keep the LVDS and any other digital signals separated from each other to reduce crosstalk.
! Use a four-layer PC board that provides separate power, ground, LVDS signals, and input signals.
! Isolate the input LVDS signals from each other and the output LVCMOS/LVTTL signals from each other to prevent
coupling.
! Separate the input LVDS signals from the output signals planes with the power and ground planes for best results.
Figure 18. Propagation Delay and Transition Time Test Circuit
Pulse
Generator**
INx+
INx-
OUT
CL
50
50
Receiver Enabled
1/4 AS1150, AS1151
* 50required for pulse generator.
** When testing the AS1151, adjust the pulse generator output
to account for internal termination resistor.
www.austriamicrosystems.com
Revision 1.19
11 - 15

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]