RTL8111C Ver la hoja de datos (PDF) - Realtek Semiconductor

Número de pieza

componentes Descripción

Fabricante

RTL8111C

INTEGRATED GIGABIT ETHERNET CONTROLLER FOR PCI EXPRESS™ APPLICATIONS

Realtek Semiconductor 

RTL8111C

Datasheet

Hash Type

The hash types indicate which field of the packet needs to be hashed to get the hash result. There are

several combinations of these fields, mainly, TCP/IPv4, IPv4, TCP/IPv6, IPv6, and IPv6 extension

headers.

• TCP/IPv4 requires hash calculations over the IPv4 source address, the IPv4 destination address, the

source TCP port and the destination TCP port.

• IPv4 requires hash calculations over the IPv4 source address and the IPv4 destination address.

• TCP/IPv6 requires hash calculations over the IPv6 source address, the IPv6 destination address, the

source TCP port and the destination TCP port.

• IPv6 requires hash calculations over the IPv6 source address and the IPv6 destination address

(Note: The RTL8111C does not support the IPv6 extension header hash type in RSS).

Hash Bits

Hash bits are used to index the hash result into the indirection table

Indirection Table

The Indirection Table stores values that are added to the BaseCPUNumber to enable RSS interrupts to be

restricted from some CPUs. The OS will update the Indirection Table to rebalance the load.

BaseCPUNumber

The lowest number CPU to use for RSS. BaseCPUNumber is added to the result of the indirection table

lookup.

Secret hash key

The key used in the Toeplitz function. For different hash types, the key size is different.

6.10.2. RSS Operation

After the parameters are set, the RTL8111C will start hash calculation on each incoming packet and

forward each packet to its correct queue according to the hash result. If the incoming packet is not in the

hash type, it will be forwarded to the primary queue. The hash result plus the BaseCPUNumber will be

indexed into the indirection table to get the correct CPU number. The RTL8111C uses three methods to

inform the system of incoming packets: inline interrupt, MSI, and MSIX. Periodically the OS will update

the indirection table to rebalance the load across the CPUs.

Integrated Gigabit Ethernet Controller for PCI Express

24

Track ID: JATR-1076-21 Rev. 1.5

Share Link: