DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MCC141537 Ver la hoja de datos (PDF) - Motorola => Freescale

Número de pieza
componentes Descripción
Fabricante
MCC141537
Motorola
Motorola => Freescale Motorola
MCC141537 Datasheet PDF : 22 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Bit Pattern
21 0111000X0
22 0111001X0
23 0111010X0
24 0111011X0
25 0111100X0
26 0111101X0
27 0111110X0
28 0111111X0
29 1X6X5X4X3X2X1X0
Command
Increment/Decrement Contrast Level
Reserved for Expansion
Reserved for Expansion
Reserved
Reserved for Expansion
Set External / Internal Oscillator
Reserved For Expansion
Oscillator Enable
Set GDDRAM Column Address
Comment
X0=0: decrement by one level
X0=1: increment by one level
(Note: increment/decrement wraps around; total 16 contrast lev-
els. Start at the lowest level when POR.)
X0=0: normal operation (POR)
X0=1: test mode select
(Note: Be sure to set X0=0 during application)
X0=0: external oscillator (POR)
X0=1: internal oscillator
For internal oscillator circuit enabled, place resistor between
OSC1 and OSC2. At external oscillator mode, feed clock to
OSC2.
X0=0: oscillator disable (POR)
X0=1: oscillator enable.
This is the master control for oscillator circuitry.
Issue command 26 before this command.
Set GDDRAM Column Address.
Use X6X5X4X3X2X1X0 as address bits
DATA READ/WRITE TABLE
Bit Pattern
Command
1 X7X6X5X4X3X2X1X0
Data Read / Data Write
D/C line high
Comment
When R/W line low, Data write into GDDRAM. RAM column
address pointer will have increment automatically.
When R/W line high, Data read from GDDRAM. RAM column
address pointer will have increment automatically.
Address Auto increment will not apply if the last command is Clear
RAM. This is a dummy write.
Address Increment Table (Automatic)
D/C
R/W Comment
0
0 Parallel Mode Write Command
0
1 Parallel Mode Read Command
1
0 Parallel Mode Write Data
1
1 Parallel Mode Read Data
Address Increment
No
No (invalid mode)
Yes
Yes
Remarks
1
2
Address Increment is done automatically after command being sent or data read write. Only the Column address pointer
of GDDRAM is affected.
Remark :
1. Under this condition, the data, not command will be read from RAM.
2. If write data is issued after Command Clear RAM, address inc is not applied.
3. Column Address wraps around.
MOTOROLA
MC141537
3–115

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]