MX29F1615 Ver la hoja de datos (PDF) - Macronix International
Número de pieza
componentes Descripción
Fabricante
MX29F1615 Datasheet PDF : 26 Pages
| |||
MX29F1615
WRITE OPERATIONS
Commands are written to the COMMAND INTERFACE
REGISTER (CIR) using standard microprocessor write
timings. The CIR serves as the interface between the
microprocessor and the internal chip operation. The CIR
can decipher Read Array, Read Silicon ID, Erase and
Program command. In the event of a read command, the
CIR simply points the read path at either the array or the
silicon ID, depending on the specific read command
given. For a program or erase cycle, the CIR informs the
write state machine that a program or erase has been
requested. During a program cycle, the write state
machine will control the program sequences and the CIR
will only respond to status reads. During a sector/chip
erase cycle, the CIR will respond to status reads and
erase suspend. After the write state machine has
completed its task, it will allow the CIR to respond to its full
command set. The CIR stays at read status register
mode until the microprocessor issues another valid
command sequence.
Device operations are selected by writing commands into
the CIR. Table 3 below defines 16 Mbit flash command.
TABLE 3. COMMAND DEFINITIONS(Word-Wide Mode, BYTE/VPP=VHH)
Command
Sequence
Bus Write
Cycles Req'd
First Bus
Write Cycle
Second Bus
Write Cycle
Third Bus
Write Cycle
Fourth Bus
Read/Write Cycle
Fifth Bus
Write Cycle
Sixth Bus
Write Cycle
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Read/
Reset
4
Silicon
ID Read
4
Page
Program
4
Chip
Erase
6
Read
Clear
Status Reg. Status Reg.
4
3
5555H 5555H
AAH AAH
2AAAH 2AAAH
55H 55H
5555H 5555H
F0H 90H
RA 00H/01H
RD C2H/6BH
5555H
AAH
2AAAH
55H
5555H
A0H
PA
PD
5555H
AAH
2AAAH
55H
5555H
80H
5555H
AAH
2AAAH
55H
5555H
10H
5555H
AAH
2AAAH
55H
5555H
70H
X
SRD
5555H
AAH
2AAAH
55H
5555H
50H
Notes:
1. Address bit A15 -- A19 = X = Don't care for all address commands except for Program Address(PA).
5555H and 2AAAH address command codes stand for Hex number starting from A0 to A14.
2. Bus operations are defined in Table 2.
3. RA = Address of the memory location to be read.
PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the CE pulse.
4. RD = Data read from location RA during read operation.
PD = Data to be programmed at location PA. Data is latched on the rising edge of CE.
SRD = Data read from status register.
5. Only Q0-Q7 command data is taken, Q8-Q15 = Don't care.
P/N: PM0615
REV. 1.1, JUN. 15, 2001
6
Share Link: 