DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AD5721 Ver la hoja de datos (PDF) - Analog Devices

Número de pieza
componentes Descripción
Fabricante
AD5721 Datasheet PDF : 31 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD5761/AD5721
Data Sheet
Parameter2
Capacitive Load Stability
Headroom
Output Voltage TC
Short-Circuit Current
Resistive Load
Load Regulation
DC Output Impedance
LOGIC INPUTS5
Input Voltage
High, VIH
Low, VIL
Input Current
Leakage Current
Pin Capacitance
LOGIC OUTPUTS (SDO, ALERT)5
Output Voltage
Low, VOL
High, VOH
High Impedance, SDO Pin
Leakage Current
Pin Capacitance
POWER REQUIREMENTS
VDD
VSS
DVCC
IDD
ISS
DICC
Power Dissipation
DC Power Supply Rejection
Ratio (PSRR)5
AC PSRR5
Min
Typ Max
Unit
Test Conditions/Comments
1
nF
0.5 1
V
RLOAD = 1 kΩ for all ranges except 0 V to16 V and 0 V
to 20 V ranges (RLOAD = 2 kΩ)
±3
ppm FSR/°C ±10 V range, external reference
25
mA
Short on the VOUT pin
1
kΩ
All ranges except 0 V to16 V and 0 V to 20 V
2
kΩ
0 V to16 V, 0 V to 20 V ranges
0.3
mV/mA
Outputs unloaded
0.5
Outputs unloaded
DVCC = 1.7 V to 5.5 V, JEDEC compliant
0.7 × DVCC
V
0.3 × DVCC V
−1
+1
µA
−1
+1
µA
−55
µA
5
pF
SDI, SCLK, SYNC
LDAC, CLEAR, RESET pins held high
LDAC, CLEAR, RESET pins held low
Per pin, outputs unloaded
0.4
DVCC − 0.5
−1
+1
5
4.75
−16.5
1.7
30
0
5.5
5.1 6.5
1
3
0.005 1
67.1
0.1
0.1
80
80
V
V
µA
pF
V
V
V
mA
mA
µA
mW
mV/V
mV/V
dB
dB
DVCC = 1.7 V to 5.5 V, sinking 200 µA
DVCC = 1.7 V to 5.5 V, sourcing 200 µA
Outputs unloaded, external reference
Outputs unloaded
VIH = DVCC, VIL = DGND
±11 V operation, outputs unloaded
VDD ± 10%, VSS = −15 V
VSS ±10%, VDD = +15 V
VDD ±200 mV, 50 Hz/60 Hz, VSS = −15 V; external
reference; CLOAD = unloaded
VSS ±200 mV, 50 Hz/60 Hz, VDD = +15 V; external
reference; CLOAD = unloaded
1 For specified performance, headroom requirement is 1 V.
2 Temperature range: −40°C to +125°C, typical at +25°C.
3 External reference means 2 V to 2.85 V with overrange and 2 V to 3 V without overrange.
4 Integral nonlinearity error is specified at ±4 LSB (minimum/maximum) for 0 V to 16 V and 0 V to 20 V ranges with VREFIN = 2.5 V external reference, and for all ranges
with VREFIN = 2 V to 2.85 V with overrange and 2 V to 3 V without overrange.
5 Guaranteed by design and characterization, not production tested.
Rev. C | Page 4 of 31

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]