EP2AGZ300HH40I5ES Ver la hoja de datos (PDF) - Unspecified

Número de pieza

componentes Descripción

Fabricante

EP2AGZ300HH40I5ES

Arria II Device Handbook

Unspecified 

Section I. Device Core for Arria II Devices

This section provides a complete overview of all features relating to the Arria® II

device family, the industry’s first cost-optimized 40 nm FPGA family. This section

includes the following chapters:

■ Chapter 1, Overview for the Arria II Device Family

■ Chapter 2, Logic Array Blocks and Adaptive Logic Modules in Arria II Devices

■ Chapter 3, Memory Blocks in Arria II Devices

■ Chapter 4, DSP Blocks in Arria II Devices

■ Chapter 5, Clock Networks and PLLs in Arria II Devices

Revision History

Refer to each chapter for its own specific revision history. For information on when

each chapter was updated, refer to the Chapter Revision Dates section, which appears

in this volume.

December 2013 Altera Corporation

Arria II Device Handbook Volume 1: Device Interfaces and Integration

Share Link: