NT7502H-BDT Ver la hoja de datos (PDF) - Novatek Microelectronics
Número de pieza
componentes Descripción
Fabricante
NT7502H-BDT Datasheet PDF : 54 Pages
| |||
NT7502
A0
MPU
E
R/W
DATA
Address preset
Read signal
Internal
timing
Column address
N
N
n
Preset
N
Incremented
N+1
n+1
N+2
BUS holder
N
Set address n Dummy read
n
n+1
n+2
Data Read address n Data Read address n+1
Figure. 2
Busy Flag
When the busy flag is “1”, it indicates that the NT7502 chip is running internal processes, and at this time no command aside
from a status read will be received. The busy flag is outputted to D7 pad with the read instruction. If the cycle time (tCYC) is
maintained, it is not necessary to check for this flag before each command. This makes vast improvements in MPU processing
capabilities possible.
Display Data RAM
Display Data RAM
The display data RAM is RAM that stores the dot data for the display. It has a 65 (8 page * 8 bit+1)*132 bit structure. It is
possible to access the desired bit by specifying the page address and the column address. Because, as is shown in Figure3,
the D7 to D0 display data from the MPU corresponds to the liquid crystal display common direction, there are few constraints at
the time of display common direction, and there are few constraints at the time of display data transfer when multiple NT7502
chips are used, thus display structures with a high degree of freedom can be created easily .
Moreover, reading from and writing to the display RAM from the MPU side is performed through the I/O buffer, which is an
independent operation from signal reading for the liquid crystal driver. Consequently, even if the display data RAM is accessed
asynchronously during liquid crystal display, it will not cause adverse effects on the display (such as flickering).
D0 0 1 1 1
0
D1 1 0 0 0
0
D2 0 0 0 0
0
D3 0 1 1 1
0
D4 1 0 0 0
0
COM0
COM1
COM2
COM3
COM4
Display data RAM
Figure. 3
Display on LCD
11
Share Link: 