M58LW032A Ver la hoja de datos (PDF) - STMicroelectronics
Número de pieza
componentes Descripción
Fabricante
M58LW032A Datasheet PDF : 61 Pages
| |||
M58LW032A
put Enable must remain High, VIH, during the
whole Asynchronous Bus Write operation. See
Figures 15 and 17 Asynchronous Latch Controlled
Write AC Waveforms, and Tables 18 and 19,
Asynchronous Write and Latch Controlled Write
AC Characteristics, for details of the timing re-
quirements.
Output Disable. The Data Inputs/Outputs are in
the high impedance state when the Output Enable
is High.
Standby. When Chip Enable is High, VIH, the
memory enters Standby mode and the Data In-
puts/Outputs pins are placed in the high imped-
ance state regardless of Output Enable or Write
Enable. The Supply Current is reduced to the
Standby Supply Current, IDD1.
During Program or Erase operations the memory
will continue to use the Program/Erase Supply
Current, IDD3, for Program or Erase operations un-
til the operation completes.
Automatic Low Power. If there is no change in
the state of the bus for a short period of time during
Asynchronous Bus Read operations the memory
enters Auto Low Power mode where the internal
Supply Current is reduced to the Auto-Standby
Supply Current, IDD5. The Data Inputs/Outputs will
still output data if a Bus Read operation is in
progress.
Automatic Low Power is only available in Asyn-
chronous Read modes.
Power-Down. The memory is in Power-Down
mode when Reset/Power-Down, RP, is Low. The
power consumption is reduced to the Power-Down
level, IDD2, and the outputs are high impedance,
independent of Chip Enable, Output Enable or
Write Enable.
Table 2. Asynchronous Bus Operations
Bus Operation
Step
Asynchronous Bus Read
Asynchronous Latch
Controlled Bus Read
Address Latch
Read
Asynchronous Page Read
Asynchronous Bus Write
Asynchronous Latch
Controlled Bus Write
Address Latch
Output Disable
Standby
Power-Down
Note: 1. X = Don’t Care VIL or VIH. High = VIH or VHH.
E G W RP L
VIL VIL VIH High VIL
VIL VIL VIH High VIL
VIL VIL VIH High VIH
VIL VIL VIH High VIL
VIL VIH VIL High VIL
VIL VIH VIL High VIL
VIL VIH VIH High X
VIH X
X High X
X
X
X VIL X
A1-A21
Address
Address
X
Address
Address
Address
X
X
X
DQ0-DQ15
Data Output
High Z
Data Output
Data Output
Data Input
Data Input
High Z
High Z
High Z
14/61
Share Link: 