LH28F640SP Ver la hoja de datos (PDF) - Sharp Electronics
Número de pieza
componentes Descripción
Fabricante
LH28F640SP Datasheet PDF : 45 Pages
| |||
LHF64P01
10
Table 5. Command Definitions (10)
Command
Read Array
Read Identifier Codes/OTP
Read Query
Read Status Register
Clear Status Register
Block Erase
Program
Page Buffer Program
Block Erase and (Page Buffer)
Program Suspend
Block Erase and (Page Buffer)
Program Resume
STS Configuration
Set Block Lock Bit
Clear Block Lock Bits
OTP Program
Bus
Cycles
Req’d
1
≥2
≥2
2
1
2
2
≥4
Notes
4
4
5
5,6
5,7
First Bus Cycle
Oper(1) Addr(2) Data(3)
Write
X
FFH
Write
X
90H
Write
X
98H
Write
X
70H
Write
X
50H
Write
BA
20H
Write
X
40H or
10H
Write
BA
E8H
Second Bus Cycle
Oper(1) Addr(2) Data(3)
Read
Read
Read
IA or OA ID or OD
QA
QD
X
SRD
Write
BA
D0H
Write
WA
WD
Write
BA
N-1
1
8 Write
X
B0H
1
8 Write
X
2
Write
X
2
Write
X
2
9 Write
X
2
Write
X
D0H
B8H Write
X
CC
60H Write
BA
01H
60H Write
X
D0H
C0H Write
OA
OD
NOTES:
1. Bus operations are defined in Table 4.
2. X=Any valid address within the device.
IA=Identifier codes address (Refer to Table 3).
QA=Query codes address. Refer to Appendix of LH28F640SP series for details.
BA=Address within the block for block erase, page buffer program or set block lock bit.
WA=Address of memory location for the Program command.
OA=Address of OTP block to be read or programmed (Refer to Figure 3).
3. The upper byte of the data bus (DQ15-DQ8) during command writes is ignored in word mode (BYTE#=VIH : ×16 bit).
ID=Data to be read from identifier codes. (Refer to Table 3).
QD=Data to be read from query database. Refer to Appendix of LH28F640SP series for details.
SRD=Data to be read from status register. Refer to Table 7 for a description of the status register bits.
WD=Data to be programmed at location WA. Data is latched on the first edge of CE0, CE1 or CE2 that disables
the device or the rising edge of WE# (whichever occurs first) during command write cycles.
N-1=N is the number of the words /bytes to be loaded into a page buffer.
OD=Data within OTP block. Data is latched on the first edge of CE0, CE1 or CE2 that disables
the device or the rising edge of WE# (whichever occurs first) during command write cycles.
CC= STS configuration code (Refer to Table 9).
4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock
configuration code and the data within OTP block (Refer to Table 3).
The Read Query command is available for reading CFI (Common Flash Interface) information.
5. Block erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased
or programmed when RP# is VIH.
6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
7. Following the third bus cycle, write the program sequential address and data of "N" times. Finally, write the any valid
address within the block to be programmed and the confirm command (D0H).
Rev. 0.06
Share Link: 