EPM5032-15 Ver la hoja de datos (PDF) - Altera Corporation

Número de pieza

componentes Descripción

Fabricante

EPM5032-15

Programmable Logic Device Family

Altera Corporation 

MAX 5000 Programmable Logic Device Family Data Sheet

Figure 4. I/O Control Block

OE Control (from Macrocell Product Term)

from Macrocell Array

Macrocell Feedback

I/O Pin Feedback

Design Security

Generic Testing

The MAX 5000 architecture provides dual I/O feedback in which

macrocell and I/O pin feedbacks are independent, allowing maximum

flexibility. When an I/O pin is configured as an input, the associated

macrocell can be used for buried logic. Using an I/O pin as an input in

single-LAB devices reduces the number of available expanders by two. In

multi-LAB devices, I/O pins feed the PIA directly.

All MAX 5000 EPLDs contain a programmable security bit that controls

access to the data programmed into the device. When this bit is

programmed, a proprietary design implemented in the device cannot be

copied or retrieved. This feature provides a high level of design security,

since programmed data within EPROM cells is invisible. The security bit

that controls this function, as well as all other program data, is reset when

an EPLD is erased.

MAX 5000 EPLDs are fully functionally tested. Complete testing of each

programmable EPROM bit and all internal logic elements ensures 100%

programming yield. AC test measurements are taken under conditions

equivalent to those in Figure 5.

Figure 5. AC Test Conditions

Power supply transients can affect AC

measurements. Simultaneous transitions

of multiple outputs should be avoided for

accurate measurement. Threshold tests

must not be performed under AC

conditions. Large-amplitude, fast ground-

current transients normally occur as the

device outputs discharge the load

capacitances. When these transients flow

through the parasitic inductance between

the device ground pin and the test system

ground, significant reductions in

observable noise immunity can result.

464 Ω

Device

Output

250 Ω

Device input

rise and fall

times < 3 ns

VCC

to Test

System

C1 (includes JIG

capacitance)

Altera Corporation

319

Share Link: