EM78910AAH Ver la hoja de datos (PDF) - ELAN Microelectronics

Número de pieza

componentes Descripción

Fabricante

EM78910AAH

8-BIT MICRO-CONTROLLER

ELAN Microelectronics 

EM78910/910A

8-bit Micro-controller

* Bit 7 (IDLE) : CPU power saving mode selection bit, 0/1 ! select sleep mode/select IDLE mode.

This bit will decide which CPU power saving mode is selected for SLEP instruction.

These two modes can be waken up by TCC clock or WatchDog or PORT9 and run from “SLEP” next

instruction.

Wakeup signal

SLEEP mode IDLE mode

GREEN mode NORMAL mode

RA(7,6)=(0,0) RA(7,6)=(1,0)

+ SLEP

+ SLEP

RA(7,6)=(x,0) RA(7,6)=(x,1)

no SLEP

no SLEP

TCC time out

X

Wakeup

Interrupt

+ Interrupt

+ Next instruction

Interrupt

WDT time out

RESET

Wakeup

RESET

RESET

+ Next instruction

PORT9

RESET

Wakeup

X

X

/RINGTIME pin

+ Next instruction

PORT70~73

X

Wakeup

Interrupt

Interrupt

+ Interrupt

+ Next instruction

P70 ~ P73 's wakeup functions are controlled by IOCF(1,2,3) and ENI instruction.

P70 's wakeup signal is a rising or falling signal defined by CONT REGISTER bit7.

/RINGTIME pin, Port9, Port71, Port72 and Port73 's wakeup signal is a falling edge signal.

10. RB (DTMF row-freq. and column-freq tone selections)(write/write)

7

6

5

4

3

2

1

0

C3 C2 C1 C0 R3 R2 R1 R0

* Bit 3~0 (R3~R0) : DTMF row-frequency tone selection bits.

* Bit 7~4 (C3~C0) : DTMF column-frequency tone selection bits.

When bit 7~0 of RB are all "1”, DTMF generator is power off.

Bit 7~4 (column freq.)

Bit 3~0 (row freq.) 1110 (1203.0Hz) 1101 (1331.8Hz) 1011 (1472Hz)

1110 (699.2Hz)

1

2

3

1101 (771.6Hz)

4

5

6

1011 (854.0Hz)

7

8

9

0111 (940.1Hz)

*

0

#

0111 (1645.2Hz)

A

B

C

D

11. RC (Caller ID RAM address selection)(read/write)

7

6

5

4

3

2

1

CIDA7 CIDA6 CIDA5 CIDA4 CIDA3 CIDA2 CIDA1

* Bit 7~0 (CIDA7~CIDA0) : Caller ID RAM address selection bits

User can select Caller ID RAM address up to 256.

0

CIDA0

12. RD (Caller ID RAM data)(read/write)

* Bit 8 ~ Bit 0 are Caller ID RAM data transfer register.

User can see IOCA register how to select CID RAM banks.

13. RE (CW power control, WDT control, Wakeup control)(read/write)

7

6

5

4

3

2

1

0

CWPWR /WDTE /WUP9H /WUP9L /WURING 0

0

0

* Bit 0~2 = 0 : unused

* Bit 3 (/WURING) : Ring wakeup control, 1/0 ! enable/disable

It is used to enable the wakeup function of /RINGTIME input pin.

* Bit 4 (/WUP9L) : PORT9’s low nibble wakeup control, 1/0 ! enable/disable

It is used to enable the wakeup function of low nibble for PORT9.

__________________________________________________________________________________________________________________________________________________________________

* This specification are subject to be changed without notice.

~ 9~

2001/01/12

Share Link: