L2800 Ver la hoja de datos (PDF) - Conexant Systems
Número de pieza
componentes Descripción
Fabricante
L2800 Datasheet PDF : 14 Pages
| |||
,QWHJUDWHG9 .IOH[0RGHP'HYLFH6HWVZLWK86%,QWHUIDFH
5&'86%
Signal Name
Type
ALE
O
AVCC
DM0, DP0
PWR
I/O
EA#
I
ECAP
I
FSSEL
I
INT1#
I
INT0#
I
LED3:0
O
OVRI#/P3.0 I
P0.7:0
I/O
P1.7
I/O
P1.6
O
P1.5
O
P1.4
O
P1.3
O
P1.2
O
P1.1
I/O
P1.0
I/O
P2.7:0
O
P3.5
I/O
P3.4
I/O
PLLSEL
I
PSEN#
O
RD#
O
RST
I
SOF#/P3.1 O
Table 2. R8292 68-Pin PLCC Pin Signal Descriptions
Description
Address Latch Enable. ALE signals the start of an external bus cycle and indicates that valid address
information is available on lines A15:8 and AD7:0. An external latch can use ALE to demultiplex the address
from the address/data bus.
Analog VCC. AVCC input for the phase locked loop circuitry.
USB Port 0. DP0 and DM0 are the differential data plus and data minus signals of USB port 0, the upstream
differential port. These lines do not have internal pullup resistors. Provide an external 1.5 KΩ pullup resistor
at DP0. If DP0 is not pulled high, a continuous SEO (USB reset) will be applied to these inputs causing the
8x931 to stay in reset.
External Access. Directs program memory accesses to on-chip or off-chip code memory. For EA# strapped
to ground, all program memory accesses are off-chip. For EA# strapped to VCC , program accesses on-chip
ROM if the address is within the range of the on-chip ROM; otherwise the access is off-chip. The value of
EA# is latched at reset. For devices without on-chip ROM, EA# must be strapped to ground.
External Capacitor. Connect a 2.2 µF capacitor between this pin and VSS to ensure proper operation of the
differential line drivers.
Full Speed Select. Connect to VCC for 12MHz Xtal and 12Mbps full speed USB rate.
HINT. Host bus interrupt input is set high by MCU when the MCU receiver error flag, received data available,
transmitter holding register empty, or modem status interrupt is asserted.
RINGWAKE. Used to notify the host of an incoming ring in order to come out of suspend mode.
LED Drivers. Designed to drive LEDs connected directly to VCC. NC.
Overcurrent Sense. Sense input to indicate an overcurrent condition on an external down-stream port.
Active low with an internal pullup. NC.
Address/Data Lines. Eight-bit, open-drain, bidirectional I/O lines with Schmitt trigger inputs that represent
lower byte of external memory address multiplexed with data.
NC. Quasi-bidirectional I/O port with internal pullup.
Ready Indicate. Active low output to drive READY LED. Port has internal pullup.
DCD Indicate. Active low output to drive DCD LED. Port has internal pullup.
DATA Indicate. Active low output to drive DATA LED. Port has internal pullup.
MODEMPWRCNTRL. Active low output used to control power supply to non-USB side of isolation. Port has
internal pullup.
MDMRESET. Active low output used to reset the MCU and MDP. This port has an internal pullup.
NC. Quasi-bidirectional I/O port with internal pullup.
NC. Quasi-bidirectional I/O port with internal pullup.
Address Lines. Eight-bit port with internal pullups used for upper byte of external memory address.
NC. Quasi-bidirectional I/O port with internal pullup.
NC. Quasi-bidirectional I/O port with internal pullup.
Phase-locked Loop Select. Connect to VCC for 12MHz Xtal and 12Mbps full speed USB rate.
Program Store Enable. Read signal output. Asserted for read accesses to external program memory.
Read. Asserted for read accesses to external data memory.
Reset. Reset input to the chip. Holding this pin high for 64 oscillator periods while the oscillator is running
resets the device. The port pins are driven to their reset conditions when a voltage greater than VIH1 is
applied, whether or not the oscillator is running. This pin has an internal pulldown resistor which allows the
device to be reset by connecting a capacitor between this pin and VCC.
Asserting RST when the chip is in idle mode or powerdown mode returns the chip to normal operation.
Start of Frame. Start of frame pulse. Active low. Asserted for 8 states when frame timer is locked to USB
frame timing and SOF token or artificial SOF is detected. NC.
0'
Share Link: 