DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

M5M54R01AJ-15 Ver la hoja de datos (PDF) - MITSUBISHI ELECTRIC

Número de pieza
componentes Descripción
Fabricante
M5M54R01AJ-15
Mitsubishi
MITSUBISHI ELECTRIC  Mitsubishi
M5M54R01AJ-15 Datasheet PDF : 6 Pages
1 2 3 4 5 6
MITSUBISHI LSIs
M5M54R01AJ-12,-15
4194304-BIT (4194304-WORD BY 1-BIT) CMOS STATIC RAM
FUNCTION
The operation mode of the M5M54R01AJ is determined by a
combination of the device control inputs S, W and OE. Each mode is
summarized in the function table.
A write cycle is executed whenever the low level W overlaps with
the low level S. The address must be set-up before the write cycle
and must be stable during the entire cycle.
The data is latched into a cell on the trailing edge of W or S,
whichever occurs first, requiring the set-up and hold time relative to
these edge to be maintained. The output enable input OE directly
controls the output stage. Setting the OE at a high level, the output
stage is in a high impedance state, and the data bus
contention problem in the write cycle is eliminated.
A read cycle is excuted by setting W at a high level and OE at a
low level while S are in an active state (S=L).
When setting S at high level, the chip is in a non-selectable mode
in which both reading and writing are disable. In this mode, the
output stage is in a high-impedance state, allowing OR-tie with
other chips and memory expansion by S.
Signal-S controls the power-down feature. When S goes high,
power dissapation is reduced extremely. The access time from S is
equivalent to the address access time.
The RAM works with an organization of 4194304-word by 1bit,
when B1/B4 is low of floating. And an organization of 1048576-word
by 4bit is also obtained for reducing the test time,when B1/B4 is
high. The pin configuration and function is as same as
M5M54R04AJ.
FUNCTION TABLE
B1/B4 S W OE
L HXX
L LLX
L L HL
L L HH
Mode
Non selection
Write
Read
D
High-impedance
Din
High-impedance
High-impedance
Q
High-impedance
High-impedance
Dout
High-impedance
Icc
Stand by
Active
Active
Active
ABSOLUTE MAXIMUM RATINGS
Symbol
Parameter
Conditions
Ratings
Unit
V cc
Supply voltage
- 2.0 *~ 4.6
V
VI
Input voltage
VO
Output voltage
With respect to GND
- 2.0*~ VCC+0.5 V
- 2.0*~ VCC
V
Pd
Power dissipation
Ta=25°C
1000
mW
Topr
Operating temperature
0 ~ 70
°C
Tstg(bias) Storage temperature(bias)
- 10 ~ 85
°C
Tstg
Storage temperature
- 65 ~ 150
°C
* Pulse width3ns, In case of DC: - 0.5V
DC
ELECTRICAL
CHARACTERISTICS
(Ta=0
~
70°C,
+10%
Vcc=3.3V - 5%
,unless
otherwise
noted)
Symbol
Parameter
VIH High-level input voltage
VIL Low-level input voltage
VOH High-level output voltage IOH= - 4mA
VOL Low-level output voltage IOL = 8mA
II
Input current
VI= 0 ~ Vcc
I OZ
Output current in off-state
VI(S)=VIH
VI/O= 0 ~ Vcc
Condition
Limits
Min Typ Max Unit
2.0
Vcc+0.3 V
0.8 V
2.4
V
0.4 V
2 uA
2 uA
Active supply current
I CC1 (TTL level)
VI(S)=VIL
other inpus=VIH or VIL
Output-open(duty 100%)
12ns cycle
AC
15ns cycle
DC
180
160 mA
90
Stand by current
I CC2 (TTL level)
I CC3 Stand by current
VI(S)=VIH
VI(S)=Vcc0.2V
other inputs VI0.2V
or VI Vcc - 0.2V
12ns cycle
AC
15ns cycle
DC
Note 1: Direction for current flowing into an IC is positive (no mark).
70
60 mA
40
10 mA
MITSUBISHI
ELECTRIC
2

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]