DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CL7256AFC256-10 Ver la hoja de datos (PDF) - Clear Logic

Número de pieza
componentes Descripción
Fabricante
CL7256AFC256-10
Clear-Logic
Clear Logic Clear-Logic
CL7256AFC256-10 Datasheet PDF : 16 Pages
First Prev 11 12 13 14 15 16
CL7256A and CL7256AE Laser Processed Logic Devices
AC Electrical Specifications cont.
Internal Timing Parameters[4]
Speed: -7
Symbol
Parameter
Conditions Min Max
tiN
Input pad and buffer delay
0.4
tIO I/O input pad and buffer delay
0.4
tFIN Fast input delay
3.3
tSEXP Shared expander delay
3.6
tPEXP Parallel expander delay
0.8
tLAD Logic array delay
3.7
tLAC Logic control array delay
3.4
tIOE Internal output enable delay
0.0
tOD1 Output buffer and pad delay
CL = 35 pF
0.6
Slow slew rate = off, VCCIO = 5.0 V
tOD2 Output buffer and pad delay
CL = 35 pF
1.1
Slow slew rate = off, VCCIO = 3.3 V
Output buffer and pad delay
tOD3 Slow slew rate = on,
CL = 35 pF
5.6
VCCIO = 5.0 V or 3.3 V
tZX1
Output buffer enable delay
Slow slew rate = off, VCCIO = 5.0 V
CL = 35 pF
4.0
tZX2 Output buffer enable delay
CL = 35 pF
4.5
Slow slew rate = off, VCCIO = 3.3 V
Output buffer enable delay
tZX3 Slow slew rate = on,
CL = 35 pF
9.0
VCCIO = 5.0 V or 3.3 V
tXZ Output buffer disable delay
CL = 5 pF[3]
4.0
tSU Register setup time
1.3
tH
Register hold time
2.4
tFSU Register setup time of fast input
1.1
tFH Register hold time of fast input
1.9
tRD Register delay
2.1
tCOMB Combinatorial delay
1.5
tIC
Array clock delay
3.4
tEN Register enable time
3.4
tGLOB Global control delay
1.4
tPRE Register preset time
3.9
tCLR Register clear time
3.9
Speed: -10
Min Max
0.6
0.6
3.7
4.9
1.1
5.0
4.6
0.0
0.7
1.2
5.7
5.0
5.5
10.0
5.0
1.7
3.8
1.1
1.9
2.8
2.0
4.6
4.6
1.8
5.2
5.2
Speed: -12
Min Max
0.7
0.7
4.1
5.9
1.3
6.0
5.6
0.0
0.9
0.4
5.9
5.0
5.5
10.0
5.0
2.0
4.8
1.1
1.9
3.3
2.4
5.6
5.6
2.2
6.2
6.2
Page 11

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]