ST18D952 Ver la hoja de datos (PDF) - STMicroelectronics
Número de pieza
componentes Descripción
Fabricante
ST18D952 Datasheet PDF : 67 Pages
| |||
ST18952
Data buses (XD/YD and XA/YA) are provided externally. Data memories (RAM, ROM) and
peripherals registers are mapped in these address spaces.
Instruction bus (ID/IA) gives access to program memory (RAM, ROM). Each bus has its own
control interface.
Table 4.1 Data/instruction bus and corresponding address bus.
Data/instruction bus
XD
Bidirectional
16-bit
YD
Bidirectional
16-bit
ID
Bidirectional
16-bit
Corresponding address bus
XA
Unidirectional
16-bit
YA
Unidirectional
16-bit
IA
Unidirectional
16-bit
Depending on the calculation mode, the D950Core DCU computes operands which can be
considered as 16 or 32-bit, signed or unsigned. It includes a 16 x 16-bit parallel multiplier able
to implement MAC-based functions in one cycle per MAC. A 40-bit arithmetic and logic unit,
including an 8-bit extension for arithmetic operations, implements a wide range of arithmetic
and logic functions. A 40-bit barrel shifter unit and a bit manipulation unit are included.
The tables below illustrate the different types of word length and word format available for
manipulation.
Table 4.2
Summary of possible word lengths and formats
0
1-bit word
70
8-bit word
15
0
16-bit word signed / unsigned
31
16 15
0
32-bit word signed / unsigned
39 32
31
16 15
fractional
integer
Format
signed
unsigned
signed
unsigned
0
40-bit word signed / unsigned
Minimum
-1
0
- 32768
0
Maximum
+ 0.999969481
+ 0.99996948
+ 32767
+ 65535
13/66
Share Link: 