MC1101A Ver la hoja de datos (PDF) - PMD
Número de pieza
componentes Descripción
Fabricante
MC1101A Datasheet PDF : 70 Pages
| |||
Timing Interval
T#
Min.
Command Byte Write Timing
~HostSlct Hold Time
T6
15
~HostSlct Setup Time
T7
10
HostCmd Setup Time
T8
10
Host Cmd Hold Time
T9
25
HostRdy Delay Time
T13
~HostWrite Pulse Width
T14
50
Write Data Setup Time
T15
35
Write Data Hold Time
T16
30
Data Word Read Timing
~HostSlct Hold Time
T6
15
~HostSlct Setup Time
T7 (read only)
- 20
HostCmd Setup Time
T8 (read only)
- 20
HostCmd Hold Time
T9
25
Read Data Access Time
T10
Read Data Hold Time
T11
10
~HostRead high to HI-Z Time
T12
HostRdy Delay Time
T13
Read Recovery Time
T17
60
Data Word Write Timing
~HostSlct Hold Time
T6
15
~HostSlct Setup Time
T7
10
HostCmd Setup Time
T8
10
HostCmd Hold Time
T9
25
HostRdy Delay Time
T13
~HostWrite Pulse Width
T14
50
Write Data Setup Time
T15
35
Write Data Hold Time
T16
30
Write Recovery Time
T18
60
DAC Interface Timing
I/OAddr Stable to ~I/OWrite setup time
T19
35
~I/OWrite Pulse Width
T20
56
Data Hold Time After ~I/OWrite
T21
17
ClkOut Low to I/OAddr stable
T22
10
ClkOut Low to ~I/OWrite Low
T23
75
ClkOut Low to Data Valid
T24
ClkOut Cycle Time
T25
I/OAddr Stable to DACSlct High
T26
~I/OWrite Low to DACSlct High
T27
PWM Output Timing
PWM Output Frequency
24.5
Parallel-Word Encoder Timing (-P versions only)
ClkOut Period
T28
I/OCtrnl0 Delay Time
T29
35
Data Setup Time to ClkOut
T30
40
I/OAddr Stable to DACSlct High
T31
22.0
Convert Pulse Width
T32
320
Max.
2000 (note 3)
70
2000 (note 3)
50
50
70
2000 (note 3)
70
95
40
92
92
160 typical (note 4)
66
44.5
160 typical (note 4)
47
27.0
Units
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
Khz
nS
nS
nS
uSec
nSec
note 1
note 2
note 3
note 4
~HostSlct and HostCmd may optionally be de-asserted if setup and hold times are met.
Chip-set performance figures and timing information valid at Fclk = 25.0 only. For timing information & performance parameters at Fclk <
25.0 Mhz, call PMD.
Two micro seconds maximum to release interface before chip set responds to command
ClkOut from CP is 1/4 frequency of ClkIn (CP chip).
6
Share Link: 