K53P144M100SF2 Ver la hoja de datos (PDF) - NXP Semiconductors.

Número de pieza

componentes Descripción

Fabricante

K53P144M100SF2

K53 Sub-Family Data Sheet

NXP Semiconductors. 

Freescale Semiconductor

Data Sheet: Technical Data

K53 Sub-Family Data Sheet

Supports the following:

MK53DN512ZCLQ10,

MK53DN512ZCMD10,

MK53DX256ZCLQ10,

MK53DX256ZCMD10

Features

• Operating Characteristics

– Voltage range: 1.71 to 3.6 V

– Flash write voltage range: 1.71 to 3.6 V

– Temperature range (ambient): -40 to 85°C

• Performance

– Up to 100 MHz ARM Cortex-M4 core with DSP

instructions delivering 1.25 Dhrystone MIPS per

MHz

• Memories and memory interfaces

– Up to 512 KB program flash memory on non-

FlexMemory devices

– Up to 256 KB program flash memory on

FlexMemory devices

– Up to 256 KB FlexNVM on FlexMemory devices

– 4 KB FlexRAM on FlexMemory devices

– Up to 128 KB RAM

– Serial programming interface (EzPort)

– FlexBus external bus interface

• Clocks

– 3 to 32 MHz crystal oscillator

– 32 kHz crystal oscillator

– Multi-purpose clock generator

• System peripherals

– Multiple low-power modes to provide power

optimization based on application requirements

– Memory protection unit with multi-master

protection

– 16-channel DMA controller, supporting up to 63

request sources

– External watchdog monitor

– Software watchdog

– Low-leakage wakeup unit

Document Number: K53P144M100SF2

Rev. 7, 02/2013

K53P144M100SF2

• Security and integrity modules

– Hardware CRC module to support fast cyclic

redundancy checks

– Hardware random-number generator

– Hardware encryption supporting DES, 3DES, AES,

MD5, SHA-1, and SHA-256 algorithms

– 128-bit unique identification (ID) number per chip

• Human-machine interface

– Segment LCD controller supporting up to 40

frontplanes and 8 backplanes, or 44 frontplanes and

4 backplanes, depending on the package size

– Low-power hardware touch sensor interface (TSI)

– General-purpose input/output

• Analog modules

– Two 16-bit SAR ADCs

– Programmable gain amplifier (PGA) (up to x64)

integrated into each ADC

– Two 12-bit DACs

– Two operational amplifiers

– Two transimpedance amplifiers

– Three analog comparators (CMP) containing a 6-bit

DAC and programmable reference input

– Voltage reference

• Timers

– Programmable delay block

– Eight-channel motor control/general purpose/PWM

timer

– Two 2-channel quadrature decoder/general purpose

timers

– IEEE 1588 timers

– Periodic interrupt timers

– 16-bit low-power timer

– Carrier modulator transmitter

– Real-time clock

Freescale reserves the right to change the detail specifications as may be

required to permit improvements in the design of its products.

© 2011–2013 Freescale Semiconductor, Inc.

Share Link: