PM7366-BI Ver la hoja de datos (PDF) - PMC-Sierra

Número de pieza

componentes Descripción

Fabricante

PM7366-BI

EIGHT CHANNEL FRAME ENGINE AND DATALINK MANAGER

PMC-Sierra 

RELEASED

DATA SHEET

PMC-1970930

ISSUE 4

PM7366 FREEDM-8

FRAME ENGINE AND DATA LINK MANAGER

FIGURE 24 – CHANNELISED E1 RECEIVE LINK TIMING ...................................................... 249

FIGURE 25 – UNCHANNELISED TRANSMIT LINK TIMING.................................................... 249

FIGURE 26 – CHANNELISED T1 TRANSMIT LINK TIMING.................................................... 250

FIGURE 27 – CHANNELISED E1 TRANSMIT LINK TIMING.................................................... 250

FIGURE 28 – PCI READ CYCLE............................................................................................... 252

FIGURE 29 – PCI WRITE CYCLE ............................................................................................. 253

FIGURE 30 – PCI TARGET DISCONNECT .............................................................................. 254

FIGURE 31 – PCI TARGET ABORT .......................................................................................... 254

FIGURE 32 – PCI BUS REQUEST CYCLE ............................................................................... 255

FIGURE 33 – PCI INITIATOR ABORT TERMINATION ............................................................. 255

FIGURE 34 – PCI EXCLUSIVE LOCK CYCLE.......................................................................... 256

FIGURE 35 – PCI FAST BACK TO BACK ................................................................................. 258

FIGURE 36 – RECEIVE BERT PORT TIMING.......................................................................... 258

FIGURE 37 – TRANSMIT BERT PORT TIMING ....................................................................... 259

FIGURE 38 – RECEIVE LINK INPUT TIMING .......................................................................... 264

FIGURE 39 – BERT INPUT TIMING.......................................................................................... 264

FIGURE 40 – TRANSMIT LINK OUTPUT TIMING.................................................................... 265

FIGURE 41 – BERT OUTPUT TIMING...................................................................................... 266

FIGURE 42 – PCI INTERFACE TIMING.................................................................................... 267

FIGURE 43 – JTAG PORT INTERFACE TIMING...................................................................... 268

FIGURE 44 – 256 PIN ENHANCED BALL GRID ARRAY (SBGA)............................................. 270

FIGURE 45 – 272 PIN PLASTIC BALL GRID ARRAY (PBGA).................................................. 271

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE ix

Share Link: