DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ISL12057 Ver la hoja de datos (PDF) - Renesas Electronics

Número de pieza
componentes Descripción
Fabricante
ISL12057 Datasheet PDF : 18 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ISL12057
Serial Interface Specifications Over the recommended operating conditions unless otherwise specified. Boldface limits apply over
the operating temperature range, -40°C to +85°C. (Continued)
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
(Note 8)
TYP
MAX
(Note 7) (Note 8) UNITS NOTES
tAA
SCL Falling Edge to SDA Output SCL falling edge crossing 30% of VDD,
Data Valid
until SDA exits the 30% to 70% of VDD
window.
900
ns
10
tBUF Time the Bus Must Be Free
SDA crossing 70% of VDD during a
1300
ns
Before the Start of a New
STOP condition, to SDA crossing 70%
Transmission
of VDD during the following START
condition
tLOW
tHIGH
tSU:STA
tHD:STA
tSU:DAT
tHD:DAT
tSU:STO
tHD:STO
tDH
tR
tF
Cb
Clock LOW Time
Measured at the 30% of VDD crossing
Clock HIGH Time
Measured at the 70% of VDD crossing
START Condition Setup Time
SCL rising edge to SDA falling edge.
Both crossing 70% of VDD
START Condition Hold Time
From SDA falling edge crossing 30% of
VDD to SCL falling edge crossing 70%
of VDD
Input Data Setup Time
From SDA exiting the 30% to 70% of
VDD window, to SCL rising edge
crossing 30% of VDD
Input Data Hold Time
From SCL falling edge crossing 30% of
VDD to SDA entering the 30% to 70%
of VDD window
STOP Condition Setup Time
From SCL rising edge crossing 70% of
VDD, to SDA rising edge crossing 30%
of VDD
STOP Condition Hold Time
From SDA rising edge to SCL falling
edge. Both crossing 70% of VDD
Output Data Hold Time
From SCL falling edge crossing 30% of
VDD, until SDA enters the 30% to 70%
of VDD window
SDA and SCL Rise Time
From 30% to 70% of VDD
SDA and SCL Fall Time
From 70% to 30% of VDD
Capacitive Loading of SDA or SCL Total on-chip and off-chip
1300
600
600
600
100
0
600
600
0
20 + 0.1 x Cb
20 + 0.1 x Cb
10
ns
ns
ns
ns
ns
900
ns
ns
ns
ns
300
ns
9
300
ns 9, 10
400
pF
9
Rpu SDA and SCL Bus Pull-Up
Maximum is determined by tR and tF
1
Resistor Off-Chip
For Cb = 400pF, max is about
2kto~2.5k.
For Cb = 40pF, max is about 15kto
~20k
k
9
NOTES:
6. IRQ1/FOUT inactive.
7. Typical values are for T = +25°C and 3.3V supply voltage.
8. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
9. These are I2C specific parameters and are not production tested; however, they are used to set conditions for testing devices to validate
specification.
10. Parts will work with SDA pull-up voltage above the VPULLUP limit but the tAA and tFin the I2C parameters are not guaranteed.
11. Specified at +25°C.
FN6755 Rev 2.00
Sep 25, 2015
Page 5 of 18

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]