TH8061JDC Ver la hoja de datos (PDF) - Melexis Microelectronic Systems
Número de pieza
componentes Descripción
Fabricante
TH8061JDC Datasheet PDF : 16 Pages
| |||
TH8061
LIN Bus Transceiver with integrated Voltage Regulator
Receive Mode
The data at the pin BUS will be transferred to the pin
RxD. Short spikes on the bus signal are suppressed by
the implemented debouncing circuit.
BUS
RxD
tdebH
t < tdebH
t < tdebL
tdebL
Figure 4 - Block Diagram LIN Bus Transceiver
Linear Regulator and Controlling Functions
Regulator
The TH8061 has an integrated linear regulator with an
output voltage of 5V ±2% and an output current of
≤50mA. The regulator is switched on or off with a signal
on the EN pin or wake up with a BUS signal.
Initialization
The initialization is started if the power supply is switched
on, or after the temperature limitation has switched off
the regulator or in case of BUS traffic (wake up).
If the VCC voltage level is higher than VRES=4.65V, the re-
set time tRES = 100ms is started. After tRES a rising edge
on the RESET output is generated (see figure Initializa-
tion).
If VCC>VPOR the bus-interface will be activated.
The regulator is active and can only switched off with a
falling edge on EN. The regulator remain with EN=high in
active mode and therefore also the VCC voltage is active.
The input EN has an internal pull down resistor. If
EN=high, the internal pull down current is switched off to
minimize the quiescent current.
VS
VCC
RESET
VRES
tRES
VRES
trr
Figure 5 - Initialization and Undervoltage
Datasheet Rev 1.2 Feb 2001
Page 4
www.melexis.com
Share Link: 