NM27LV010B Ver la hoja de datos (PDF) - Fairchild Semiconductor

Número de pieza

componentes Descripción

Fabricante

NM27LV010B

1,048,576-Bit (128k x 8) Low Voltage EPROM

Fairchild Semiconductor 

Programming Characteristics (Note 11) (Note 12) (Note 13) (Note 14)

Symbol

tAS

tOES

tCES

tDS

tVPS

tVCS

tAH

tDH

tDF

tPW

tOE

IPP

ICC

TA

VCC

VPP

tFR

VIL

VIH

tIN

tOUT

Parameter

Address Setup Time

OE Setup Time

CE Setup Time

Data Setup Time

VPP Setup Time

VCC Setup Time

Address Hold Time

Data Hold Time

Output Enable to Output Float Delay

Program Pulse Width

Data Valid from OE

VPP Supply Current during Programming Pulse

VCC Supply Current

Temperature Ambient

Power Supply Voltage

Programming Supply Voltage

Input Rise, Fall Time

Input Low Voltage

Input High Voltage

Input Timing Reference Voltage

Output Timing Reference Voltage

Conditions

CE/PGM = VIL

CE/PGM = VIL

CE/PGM = VIL

Min

1

1

1

1

1

1

0

1

0

45

20

6.25

12.5

5

2.4

0.8

0.8

Typ

50

20

25

6.5

12.75

0

4

Programming Waveform (Note 13)

Program

Addresses

2.0V

0.8V

Address N

t AS

Data

2.0V

0.8V

Data In Stable

Hi-Z

ADD N

t DS

t DH

6.25V

VCC

12.75V

VPP

t VCS

t VPS

Program Verify

t AH

Data Out Valid

ADD N

t DF

Max

Units

µs

µs

µs

µs

µs

µs

60

ns

55

µs

100

µs

20

mA

mA

30

°C

6.75

V

13

V

ns

0.45

V

V

2

V

2

V

CE

t CES

PGM 2.0V

0.8V

tOES

tOE

OE 2.0V

0.8V

t PW

DS012333-5

Note 11: Fairchild’s standard product warranty applies only to devices programmed to specifications described herein.

Note 12: VCC must be applied simultaneously or before VPP and removed simultaneously or after VPP. The EPROM must not be inserted into or removed from a board with

voltage applied to VPP or VCC.

Note 13: The maximum absolute allowable voltage which may be applied to the VPP pin during programming is 14V. Care must be taken when switching the VPP supply to

prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 µF capacitor is required across VCC to GND to suppress spurious voltage transients which

may damage the device.

Note 14: During power up, the PGM pin must be brought high (VIH) either coincident with or before power is applied to VPP.

5

www.fairchildsemi.com

Share Link: