74LVC273D Ver la hoja de datos (PDF) - NXP Semiconductors.
Número de pieza
componentes Descripción
Fabricante
74LVC273D Datasheet PDF : 17 Pages
| |||
Nexperia
74LVC273
Octal D-type flip-flop with reset; positive-edge trigger
Table 7. Dynamic characteristics …continued
Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 8.
Symbol Parameter
Conditions
40 C to +85 C
Min Typ[1] Max
fmax
maximum
frequency
see Figure 5
VCC = 1.65 V to 1.95 V
80
-
-
VCC = 2.3 V to 2.7 V
100
-
-
VCC = 2.7 V
150
-
-
tsk(o)
CPD
output skew time
power dissipation
capacitance
VCC = 3.0 V to 3.6 V
VCC = 3.0 V to 3.6 V
per flip-flop; VI = GND to VCC
VCC = 1.65 V to 1.95 V
150 230
-
[3]
-
-
1.0
[4]
-
14.0
-
VCC = 2.3 V to 2.7 V
-
17.7
-
VCC = 3.0 V to 3.6 V
-
21.0
-
40 C to +125 C Unit
Min
Max
64
- MHz
80
- MHz
150
- MHz
150
- MHz
-
1.5 ns
-
- pF
-
- pF
-
- pF
[1] Typical values are measured at Tamb = 25 C and VCC = 1.2 V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively.
[2] tpd is the same as tPLH and tPHL.
[3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
[4] CPD is used to determine the dynamic power dissipation (PD in W).
PD = CPD VCC2 fi N + (CL VCC2 fo) where:
fi = input frequency in MHz; fo = output frequency in MHz
CL = output load capacitance in pF
VCC = supply voltage in Volt
N = number of inputs switching
(CL VCC2 fo) = sum of the outputs
11. Waveforms
VI
CP input
GND
VOH
Qn output
VOL
1/ fmax
VM
tW
t PHL
VM
VM
t PLH
mna765
Fig 5.
Measurement points are given in Table 8.
VOL and VOH are typical output voltage levels that occur with the output load.
Clock (CP) to output (Qn) propagation delays, the clock pulse width, and the maximum frequency
74LVC273
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 6 — 31 December 2012
© Nexperia B.V. 2017. All rights reserved
7 of 17
Share Link: 