DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MTL002 Ver la hoja de datos (PDF) - Myson Century Inc

Número de pieza
componentes Descripción
Fabricante
MTL002
Myson
Myson Century Inc Myson
MTL002 Datasheet PDF : 56 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MYSON
TECHNOLOGY
MTL002
(Rev. 0.95)
3. FUNCTIONAL DESCRIPTION
3.1 Input Processor
General Description
The function of Input Interface is to provide the interface between MTL002 and external input devices. It can
process non-interlaced and interlaced RGB graphic input, YUV video input, and digital RGB input compliant
with digital LVDS/PanelLink TMDS interface. It also contains the built-in YUV to RGB color space converter.
3.1.1 RGB Input Format
The RGB input port works in two modes: Single Pixel mode (24 bits) and Double Pixel mode (48 bits). For
Single Pixel mode, either ports R/G/B1IN[7:0] or R/G/B2IN[7:0] selected by Reg.16h/D0 can be chosen to be
internally sampled. For the Double Pixel mode, besides ports R/G/B1IN[7:0], ports R/G/B2IN[7:0] are also
needed. The R/G/B1IN ports are sampled at the rising edge of the RGB input clock, and the R/G/B2IN ports
are sampled at the falling edge.
3.1.2 TMDS Input Format
The Digital RGB input port works just in the same way as Sec 3.1.1 except that pin “Digital Input Enable
DIEN “ is needed.
With a flexible single or double pixel input interface, the supported format is up to true color, including 18
bit/pixel or 24 bit/pixel in 1 or 2 pixels/clock mode.
3.1.3 YUV Input Format
The YUV input port supports interlaced video data from the most common video decoder ICs like SAA711x.
The 16 bit data bus is shared with ports R2IN[7:0] and B2IN[7:0]. The 16 bit data is sampled at the rising
edge of the shared video clock VPCLK when the shared data enable HREF is active. The formats supported
are YUV4:1:1 and YUV4:2:2 with CCIR601 standard.
3.1.4 Input HSYNC Path
In addition to the pins HSYNC1/2, MTL002 provides another pin RAWHS to support the Sync Processor.
In general, the synchronous HSYNC input for HSYNC1 or HSYNC2 generated by an ADC may have a very
narrow pulse width and a different polarity comparing to the original HSYNC provided by the source. The
RAWHS input provides the path of original HSYNC connection to MTL002, thus making Sync Processor in
MTL002 working properly.
3.1.5 YUV to RGB Converter
Is used to convert YCbCr format into RGB format. The basic equations are as follows:
R = Y + 1.371(Cr – 128)
G = Y – 0.698(Cr – 128) – 0.336(Cb – 128)
B = Y + 1.732(Cb - 128)
3.1.6 De-interlace mode
For the interlace input, MTL002 features several de-interlacing algorithms for processing interlaced video
data depending on the type of input images.
¨ Toggle Mode
In this mode, only one field is displayed at the time. First field and second field are toggling displayed. The
missing lines are calculated by duplicating the neighboring lines. This mode gives good quality for moving
pictures.
¨ Spatial Mode
In this mode, two fields are toggling displayed just like the Toggle mode. The missing lines are calculated by
interpolating the neighboring lines. This mode has a generally good quality for still and moving pictures.
Revision 0.95
-7-
2000/06/14

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]