DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX4754 Ver la hoja de datos (PDF) - Maxim Integrated

Número de pieza
componentes Descripción
Fabricante
MAX4754
MaximIC
Maxim Integrated MaximIC
MAX4754 Datasheet PDF : 15 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
0.5Ω, Quad SPDT Switches in UCSP/QFN
ELECTRICAL CHARACTERISTICS (continued)
(V+ = +2.7V to +5.25V, TA = -40°C to +85°C, unless otherwise noted. Typical values are at +3V and TA = +25°C.) (Notes 2, 3)
PARAMETER
SYMBOL
CONDITIONS
TA
MIN TYP MAX UNITS
Total Harmonic
Distortion
THD
f = 20Hz to 20kHz, 1VP-P,
RL = 32Ω, VDC = V+/2
+25°C
0.035
%
NO_, NC_ Off-
Capacitance
CNO_(OFF), VNO, VNC_ = GND,
CNC_(OFF) f = 1MHz (Figure 5)
+25°C
180
pF
COM_ Off-Capacitance CCOM_(OFF) VCOM_ = GND, f = 1MHz (Figure 5)
+25°C
300
pF
COM_ On-Capacitance
C(ON) VCOM_ = GND, f = 1MHz (Figure 5)
+25°C
400
pF
DIGITAL I/O (IN_, EN)
V+ = 2.7V to 3.6V,
MAX4754/MAX4755/MAX4756
TMIN to 1.4
TMAX
Input Logic-High
VIH
V+ = 2.7V to 5.25V,
MAX4754A/MAX4756A
TMIN to 1.4
TMAX
V
V+ = 3.6V to 5.25V,
MAX4754/MAX4755/MAX4756
TMIN to
TMAX
2.0
V+ = 2.7V to 3.6V,
TMIN to
0.5
MAX4754/MAX4755/MAX4756
TMAX
Input Logic-Low
VIL
V+ = 2.7V to 5.25V,
MAX4754A/MAX4756A
TMIN to
TMAX
0.5
V
V+ = 3.6V to 5.25V,
MAX4754/MAX4755/MAX4756
TMIN to
TMAX
0.6
Input Leakage Current
IIN
VIN = 0V or V+
TMIN to
TMAX
1
µA
POWER SUPPLY
Power-Supply Range
V+
TMIN to
TMAX
1.8
5.5
V
Power-Supply Current
V+ = 5.5V, VIN_ = 0V or V+,
+25°C
MAX4754/MAX4754A/MAX4755/MAX4756/ TMIN to
MAX4756A
I+
V+ = 5.5V, VIN_ = 0.5V or 1.4V,
MAX4754A/MAX4756A
TMAX
+25°C
TMIN to
TMAX
0.2
µA
2
6.5
µA
12
Note 2: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
Note 3: UCSP parts are 100% tested at +25°C and limits across the full temperature range are guaranteed by correlation and
design. TQFN parts are 100% tested at +85°C and limits across the full temperature range are guaranteed by correlation
and design.
Note 4: RON and ΔRON matching specifications are guaranteed by design and correlation.
Note 5: ΔRON = RON(MAX) - RON(MIN).
Note 6: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the
specified analog signal ranges.
Note 7: Guaranteed by design, not production tested.
Note 8: Off-Isolation = 20log10 [VCOM / (VNO or VNC)], VCOM = output, VNO or VNC = input to off switch.
Note 9: Between any two switches.
4 _______________________________________________________________________________________

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]