DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CXD3021R Ver la hoja de datos (PDF) - Sony Semiconductor

Número de pieza
componentes Descripción
Fabricante
CXD3021R Datasheet PDF : 161 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CXD3021R
CD Digital Signal Processor with Built-in Digital Servo and DAC
For the availability of this product, please contact the sales office.
Description
The CXD3021R is a digital signal processor LSI for
CD players. This LSI incorporates a digital servo,
digital filter and 1-bit DAC.
120 pin LQFP (Plastic)
Features
All digital signal processing during playback is
performed with a single chip
Highly integrated mounting possible due to a built-
in RAM
Digital Signal Processor (DSP) Block
Playback mode supporting CAV (Constant Angular
Velocity)
Frame jitter free
0.5× to 32× continuous playback possible with a
low external clock
Allows relative rotational velocity readout
Wide capture range playback mode
Spindle rotational velocity following method
Supports 1× to 32× playback by switching the
built-in VCO
The bit clock, which strobes the EFM signal, is
generated by the digital PLL.
Digital PLL master clock can be set to 2/3 the
conventional one.
EFM data demodulation
Enhanced EFM frame sync signal protection
Refined super strategy-based powerful error
correction
C1: double correction, C2: quadruple correction
Supported during 32× playback
Noise reduction during track jumps
Auto zero-cross mute
Subcode demodulation and Sub-Q data error
detection
Digital CLV spindle servo (built-in oversampling filter)
16-bit traverse counter
Asymmetry correction circuit
CPU interface on serial bus
Error correction monitor signal, etc. output from a
new CPU interface
Servo auto sequencer
Fine search performs track jumps with high
accuracy
Digital audio interface outputs
Digital level meter, peak meter
Bilingual compatible
VCO control mode
Digital Out can be generated from the audio serial
inputs.
Supports three types of DA interface
(48 bits/64 bits/32 bits)
DSP, servo and DAC blocks support sleep mode.
Digital Servo (DSSP) Block
Microcomputer software-based flexible servo control
Offset cancel function for servo error signal
Auto gain control function for servo loop
E:F balance, focus bias adjustment function
Surf jump and surf brake functions supporting micro
two-axis
Tracking filter: 6 stages
Focus filter: 5 stages
Servo drive DAC output possible
Digital Filter and DAC Blocks
Digital de-emphasis
Digital attenuation
8fs oversampling filter
Adoption of a tertiary ∆∑ noise shaper
Supports double-speed playback
Structure
Silicon gate CMOS IC
Absolute Maximum Ratings
Supply voltage
VDD
–0.3 to +4.4 V
Input voltage
VI
–0.3 to +4.4 V
(VSS – 0.3 to VDD + 0.3) V
Output voltage
VO
–0.3 to +4.4 V
Storage temperature Tstg
–40 to +125 °C
Supply voltage difference VSS – AVSS –0.3 to +0.3 V
VDD – AVDD –0.3 to +0.3 V
Recommended Operating Conditions
Supply voltage
VDD
3.0 to 4.0 V
Operating temperature Topr
–20 to +75 °C
The VDD (min.) for the CXD3021R varies according
to the playback speed and built-in VCO selection.
The VDD (min.) for the CXD3021R under various
conditions are as shown on the following page.
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
–1–
E98209A9Z-PS

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]