RD28F1602C3B110_03 Ver la hoja de datos (PDF) - Intel

Número de pieza

componentes Descripción

Fabricante

RD28F1602C3B110_03

3 Volt Intel® Advanced+ Boot Block Flash Memory(C3) Stacked-Chip Scale Package Family

Intel 

3 Volt Intel® Advanced+ Boot Block Flash Memory Stacked-CSP Family

3.4

3.5

3.5.1

(such as cumulatively programming several addresses or erasing multiple blocks in sequence)

before reading the status register to determine if an error occurred during that series. Clear the

status register before beginning another command or sequence. Note that the Read Array command

must be issued before data can be read from the memory array. Resetting the device also clears the

status register.

CFI Query (98h)

The CFI query mode outputs Common Flash Interface (CFI) data when the device is read. This can

be accessed by writing the CFI Query Command (98h). The CFI data structure contains

information such as block size, density, command set and electrical specifications. Once in this

mode, read cycles from addresses shown in Appendix B retrieve the specified information. To

return to read array mode, write the Read Array command (FFh).

Word Program (40h/10h)

Programming is executed using a two-write sequence. The Program Setup command (40h) is

written to the CUI followed by a second write which specifies the address and data to be

programmed. The WSM will execute a sequence of internally timed events to program desired bits

of the addressed location, then verify the bits are sufficiently programmed. Programming the

memory results in specific bits within an address location being changed to a “0.” If the user

attempts to program “1”s, the memory cell contents do not change and no error occurs.

The status register indicates programming status: while the program sequence executes, status bit 7

is “0.” The status register can be polled by toggling either F-CE# or F-OE#. While programming,

the only valid commands are Read Status Register, Program Suspend, and Program Resume.

When programming is complete, the program status bits should be checked. If the programming

operation was unsuccessful, bit SR.4 of the status register is set to indicate a program failure. If

SR.3 is set then F-VPP was not within acceptable limits, and the WSM did not execute the program

command. If SR.1 is set, a program operation was attempted on a locked block and the operation

was aborted.

The status register should be cleared before attempting the next operation. Any CUI instruction can

follow after programming is completed; however, to prevent inadvertent status register reads, be

sure to reset the CUI to read array mode.

Suspending and Resuming Program (B0h/D0h)

The Program Suspend command halts an in-progress program operation so that data can be read

from other locations of memory. Once the programming process starts, writing the Program

Suspend command to the CUI requests that the WSM suspend the program sequence (at

predetermined points in the program algorithm). The device continues to output status register data

after the Program Suspend command is written. Polling status register bits SR.7 and SR.2 will

determine when the program operation has been suspended (both will be set to “1”). tWHRH1/

tEHRH1 specify the program suspend latency.

A Read Array command can be written to the CUI to read data from any block other than the

suspended block. The only other valid commands, while program is suspended, are Read Status

Register, Read Configuration, CFI Query, and Program Resume. After the Program Resume

Datasheet

15

Share Link: