74ACT823MTC Ver la hoja de datos (PDF) - Fairchild Semiconductor
Número de pieza
componentes Descripción
Fabricante
74ACT823MTC Datasheet PDF : 7 Pages
| |||
Functional Description
The ACT823 consists of nine D-type edge-triggered flip-
flops. These have 3-STATE outputs for bus systems orga-
nized with inputs and outputs on opposite sides. The buff-
ered clock (CP) and buffered Output Enable (OE) are
common to all flip-flops. The flip-flops will store the state of
their individual D-type inputs that meet the setup and hold
time requirements on the LOW-to-HIGH CP transition. With
OE LOW, the contents of the flip-flops are available at the
outputs. When OE is HIGH, the outputs go to the high
impedance state. Operation of the OE input does not affect
the state of the flip-flops. In addition to the Clock and Out-
Function Table
put Enable pins, there are Clear (CLR) and Clock Enable
(EN) pins. These devices are ideal for parity bus interfacing
in high performance systems.
When CLR is LOW and OE is LOW, the outputs are LOW.
When CLR is HIGH, data can be entered into the flip-flops.
When EN is LOW, data on the inputs is transferred to the
outputs on the LOW-to-HIGH clock transition. When the
EN is HIGH, the outputs do not change state, regardless of
the data or clock input transitions.
Inputs
OE CLR EN CP D
H
X
L
L
H
X
L
H
H
L
X
X
X
L
L
X
X
X
H
H
H
X
X
L
H
H
H
H
H
L
H
L
H
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance
= LOW-to-HIGH Transition
NC = No Change
H
X
X
L
L
L
H
L
L
L
H
Logic Diagram
Internal
Q
L
H
L
L
NC
NC
L
H
L
H
Output
O
Z
Z
Z
L
Z
NC
Z
Z
L
H
Function
High Z
High Z
Clear
Clear
Hold
Hold
Load
Load
Load
Load
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
Share Link: 