DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

DP8051CPU Ver la hoja de datos (PDF) - Digital Core Design

Número de pieza
componentes Descripción
Fabricante
DP8051CPU Datasheet PDF : 9 Pages
1 2 3 4 5 6 7 8 9
SYMBOL
BLOCK DIAGRAM
port0i(7:0)
port1i(7:0)
port2i(7:0)
port3i(7:0)
port0o(7:0)
port1o(7:0)
port2o(7:0)
port3o(7:0)
prgromdata(7:0) prgaddr(15:0)
prgramdata(7:0) prgdatao(7:0)
prgramwr
xdatai(7:0)
ready
iprgromsize(2:0)
iprgramsize(2:0)
xaddr(23:0)
xdatao(7:0)
xdataz
xprgrd
xprgwr
xdatard
xdatawr
ramdatai(7:0)
ramaddr(7:0)
ramdatao(7:0)
ramwe
ramoe
sfrdatai(7:0)
int0
int1
t0
t1
gate0
gate1
rxdi
reset
clk
sfraddr(6:0)
sfrdatao(7:0)
sfroe
sfrwe
stop
pmm
rxdo
txd
All trademarks mentioned in this document
are trademarks of their respective owners.
prgramdata(7:0)
prgromdata(7:0)
prgaddr(15:0)
prgdatao(7:0)
prgramwr
xaddr(23:0)
xdatao(7:0)
xdatai(7:0)
xdataz
ready
xprgrd
xprgwr
xdatard
xdatawr
iprgromsize(2:0)
iprgramsize(2:0)
ramaddr(7:0)
ramdatao(7:0)
ramdatai(7:0)
ramwe
ramoe
sfraddr(6:0)
sfrdatao(7:0)
sfrdatao(7:0)
sfroe
sfrwe
clk
reset
Opcode
decoder
Program
memory
interface
External
memory
interface
Control
Unit
Internal data
memory
interface
User SFR’s
interface
I/O Port
registers
Timers
UART
port0(7:0)
port1(7:0)
port2(7:0)
port3(7:0)
t0
t1
gate0
gate1
rxdi
rxdo
txd
Interrupt
int0
controller
int1
Power
Management
Unit
stop
pmm
DoCD™
Debug Unit
docddatai
docddatao
docdclk
ALU
PINS DESCRIPTION
PIN
TYPE
DESCRIPTION
clk
input Global clock
reset
input Global reset
port0i[7:0]
input Port 0 input
port1i[7:0]
input Port 1 input
port2i[7:0]
input Port 2 input
port3i[7:0]
input Port 3 input
iprgramsize[2:0] input Size of on-chip RAM CODE
iprgromsize[2:0] input Size of on-chip ROM CODE
prgramdata[7:0] input Data bus from int. RAM prog. memory
prgromdata[7:0] input Data bus from int. ROM prog. memory
xdatai[7:0]
input Data bus from external memories
ready
input External memory data ready
ramdatai[7:0]
input Data bus from internal data memory
sfrdatai[7:0]
input Data bus from user SFR’s
int0
input External interrupt 0
int1
input External interrupt 1
t0
input Timer 0 input
t1
input Timer 1 input
gate0
input Timer 0 gate input
gate1
input Timer 1 gate input
rxdi
input Serial receiver input
docddatai
input DoCD™ data input
http://www.DigitalCoreDesign.com
http://www.dcd.pl
Copyright 1999-2003 DCD – Digital Core Design. All Rights Reserved.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]