DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

3291-04 Ver la hoja de datos (PDF) - Peregrine Semiconductor

Número de pieza
componentes Descripción
Fabricante
3291-04 Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
PE3291
Product Specification
Figure 3. Pin Configuration: 24-Pin BCC (Top View)
GND fin2 Dec2 VDD LE
N/C 19 18 17 16 15 14 13 N/C
CP2 20
12 Data
VDD 21
VDD 22
N/C 23
11 Clock
10 foLD
9 GND
VDD 24
8 fr
N/C 1 2 3 4 5 6 7 N/C
CP1
GND
fin1
Dec1VDD1
Table 2. Pin Descriptions
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Pin Name Type
N/C
CP1
Output
GND
fin1
Input
Dec1
VDD1
N/C
fr
GND
Input
foLD
Output
Clock
Data
N/C
LE
VDD2
Dec2
fin2
GND
N/C
CP2
VDD
Input
Input
Input
Input
Output
(Note 1)
Description
No connect.
Internal charge-pump output from PLL1 for connection to a loop filter for driving the input of an external VCO.
Ground
Prescaler input from the PLL1 (RF) VCO. Maximum frequency is 1.2 GHz.
Power supply decoupling pin for PLL1. A capacitor should be placed as close as possible to this pin and be
connected directly to the ground plane.
PLL1 prescaler power supply (FlexiPower 1).
No connect.
Reference frequency input.
Ground.
Multiplexed output of the PLL1 and PLL2 main counters or reference counters, Lock Detect signals, and data
out of the shift register. CMOS output (see Table 11, foLD Programming Truth Table).
CMOS clock input. Serial data for the various counters is clocked in on the rising edge into the 21-bit shift
register.
Binary serial data input. CMOS input data entered MSB first. The two LSBs are the control bits.
No connect.
Load Enable CMOS input. When LE is high, data word stored in the 21-bit serial shift register is loaded into
one of the four appropriate latches (as assigned by the control bits).
PLL2 prescaler power supply (FlexiPower 2).
Power supply decoupling pin for PLL2. A capacitor should be placed as close as possible to this pin and be
connected directly to the ground plane.
Prescaler input from the PLL2 (IF) VCO. Maximum frequency is 550MHz.
Ground.
No connect.
Internal charge-pump output for PLL2. For connection to a loop filter for driving the input of an external VCO.
Power supply voltage input. Input may range from 2.7 V to 3.6 V. A bypass capacitor should be placed as
close as possible to this pin and be connected directly to the ground plane.
PEREGRINE SEMICONDUCTOR CORP. | http://www.peregrine-semi.com
Copyright Peregrine Semiconductor Corp. 2001
Page 3 of 20

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]