RT9199GSP Ver la hoja de datos (PDF) - Richtek Technology

Número de pieza

componentes Descripción

Fabricante

RT9199GSP

Cost-Effective, 2A Peak Sink/Source Bus Termination Regulator

Richtek Technology 

Application Information

Consideration while designing the resistance of

voltage divider

Refer to the “Typical Application Circuit”.Make sure the

current sinking capability of pull-down NMOS is enough

for the chosen voltage divider to pull-down the voltage at

REFEN pin below 0.15V to shutdown the device.

In addition, the capacitor CSS and voltage divider form the

low-pass filter. There are two reasons doing this design;

one is for output voltage soft-start while another is for noise

immunity.

How to reduce power dissipation on Notebook PC

or the dual channel DDR SDRAM application?

In notebook application, using RichTek's Patent

“Distributed Bus Terminator Topology” with choosing

RichTek's product is encouraged.

Distributed Bus Terminating Topology

REFEN

Terminator Resistor

R0

R1

VOUT

R2

RT9199

R3

R4

R5

R6

VOUT

R7

RT9199

R8

R9

BUS(0)

BUS(1)

BUS(2)

BUS(3)

BUS(4)

BUS(5)

BUS(6)

BUS(7)

BUS(8)

BUS(9)

R(2N)

R(2N+1)

BUS(2N)

BUS(2N+1)

General Regulator

The RT9199 could also serves as a general linear regulator.

The RT9199 accepts an external reference voltage at

REFEN pin and provides output voltage regulated to this

reference voltage as shown in Figure 6, where

VOUT = VREFEN x R2/(R1+R2)

As other linear regulator, dropout voltage and thermal issue

should be specially considered. Figure 7 shows the RDS(ON)

over temperature of RT9199. The minimum dropout voltage

DS9199-07 September 2007

RT9199

could be obtained by the product of RDS(ON) and output

current. For thermal consideration, please refer to the

relative sections.

VREFEN

R1

VCNTL

VIN

RT9199

REFEN

VOUT

R2

GND

Figure 6

RDS(ON) vs. Temperature

0.48

VCNTL = 5V, VREFEN = 1V

0.46

0.44

0.42

0.4

0.38

0.36

0.34

0.32

0.3

0.28

-50 -25

0

25 50 75

Temperature (°C)

100 125

Figure 7

Input Capacitor and Layout Consideration

Place the input bypass capacitor as close as possible to

the RT9199. A low ESR capacitor larger than 470uF is

recommended for the input capacitor. Use short and wide

traces to minimize parasitic resistance and inductance.

Inappropriate layout may result in large parasitic inductance

and cause undesired oscillation between RT9199 and the

preceding power converter.

Thermal Consideration

RT9199 regulators have internal thermal limiting circuitry

designed to protect the device during overload conditions.

For continued operation, do not exceed absolute maximum

operation junction temperature 125°C. The power

dissipation definition in device is:

PD = (VIN - VOUT) x IOUT + VIN x IQ

www.richtek.com

9

Share Link: