AD645 Ver la hoja de datos (PDF) - Analog Devices
Número de pieza
componentes Descripción
Fabricante
AD645 Datasheet PDF : 8 Pages
| |||
AD645
PHOTODIODE
10pF
Rf
108 Ω
AD645
RG
10kΩ
Ri
1.1kΩ
VOUT
VOUT = ID R f (1 + RG )
Ri
Figure 34. A Photodiode Preamp Employing a “T”
Network for Added Gain
A pH Probe Buffer Amplifier
A typical pH probe requires a buffer amplifier to isolate its 106
to 109 Ω source resistance from external circuitry. Just such an
amplifier is shown in Figure 35. The low input current of the
AD645 allows the voltage error produced by the bias current
and electrode resistance to be minimal. The use of guarding,
shielding, high insulation resistance standoffs, and other such
standard methods used to minimize leakage are all needed to
maintain the accuracy of this circuit.
The slope of the pH probe transfer function, 50 mV per pH unit
at room temperature, has a +3300 ppm/°C temperature coeffi-
cient. The buffer of Figure 35 provides an output voltage equal
to 1 volt/pH unit. Temperature compensation is provided by
resistor RT which is a special temperature compensation resis-
tor, part number Q81, 1 kΩ, 1%, +3500 ppm/°C, available from
Tel Labs Inc.
Guarding the input lines by completely surrounding them with a
metal conductor biased near the input lines’ potential has two
major benefits. First, parasitic leakage from the signal line is
reduced, since the voltage between the input line and the guard
is very low. Second, stray capacitance at the input terminal is
minimized which in turn increases signal bandwidth. In the
header or can package, the case of the AD645 is connected to
Pin 8 so that it may be tied to the input potential (when operat-
ing as a follower) or tied to ground (when operating as an in-
verter). The AD645’s positive input (Pin 3) is located next to
the negative supply voltage pin (Pin 4). The negative input (Pin
2) is next to the balance adjust pin (Pin 1) which is biased at a
potential close to that of the negative supply voltage. Note that
any guard traces should be placed on both sides of the board. In
addition, the input trace should be guarded along both of its
edges, along its entire length.
Contaminants such as solder flux, on the board’s surface and on
the amplifier’s package, can greatly reduce the insulation resis-
tance and also increase the sensitivity to atmospheric humidity.
Both the package and the board must be kept clean and dry. An
effective cleaning procedure is to: first, swab the surface with
high grade isopropyl alcohol, then rinse it with deionized water,
and finally, bake it at 80°C for 1 hour. Note that if either poly-
styrene or polypropylene capacitors are used on the printed cir-
cuit board that a baking temperature of 70°C is safer, since both
of these plastic compounds begin to melt at approximately
+85°C.
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
TO-99 Header (H) Package
pH
PROBE
GUARD
VOS ADJUST
100kΩ
– VS
1
4
3
5
AD645 6
2
7
8
+ VS
+VS
+15V
0.1µF
COM
0.1µF
–VS
–15V
OUTPUT
1VOLT/pH UNIT
19.6kΩ
RT
1kΩ
+3500ppm/°C
0.185 (4.70)
0.165 (4.19)
0.050
(1.27)
MAX
REFERENCE PLANE
0.750 (19.05)
0.500 (12.70)
0.250 (6.35)
MIN
0.100
(2.54)
BSC
5
0.160 (4.06)
0.110 (2.79)
0.335 (8.51)
0.305 (7.75)
0.370 (9.40)
0.335 (8.51)
4
0.200
(5.08)
3
BSC
2
6
0.045 (1.14)
7 0.027 (0.69)
8
0.040 (1.02) MAX
0.045 (1.14)
0.010 (0.25)
0.019 (0.48)
0.016 (0.41)
0.100
(2.54)
BSC
0.021 (0.53)
0.016 (0.41)
BASE & SEATING PLANE
1
0.034 (0.86)
0.027 (0.69)
45°
BSC
Figure 35. A pH Probe Amplifier
Plastic Mini-DIP (N) Package
Circuit Board Notes
The AD645 is designed for through hole mount into PC boards.
Maintaining picoampere level resolution in that environment
requires a lot of care. Since both the printed circuit board and
the amplifier’s package have a finite resistance, the voltage dif-
ference between the amplifier’s input pin and other pins (or
traces on the PC board) will cause parasitic currents to flow into
(or out of) the signal path. These currents can easily exceed the
1.5 pA input current level of the AD645 unless special precau-
tions are taken. Two successful methods for minimizing leakage
are: guarding the AD645’s input lines and maintaining adequate
insulation resistance.
–8–
8
PIN 1
1
5
0.280 (7.11)
0.240 (6.10)
4
0.210
(5.33)
MAX
0.160 (4.06)
0.115 (2.93)
0.430 (10.92)
0.348 (8.84)
0.060 (1.52)
0.015 (0.38)
0.130
(3.30)
MIN
0.022 (0.558)
0.014 (0.356)
0.100 0.070 (1.77)
(2.54) 0.045 (1.15)
BSC
SEATING
PLANE
0.325 (8.25)
0.300 (7.62)
0.195 (4.95)
0.115 (2.93)
0.015 (0.381)
0.008 (0.204)
REV. B
Share Link: 