DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AT17LV256A-10BJU Ver la hoja de datos (PDF) - Atmel Corporation

Número de pieza
componentes Descripción
Fabricante
AT17LV256A-10BJU
Atmel
Atmel Corporation Atmel
AT17LV256A-10BJU Datasheet PDF : 26 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
3. Device Description
The control signals for the configuration EEPROM (CE, RESET/OE and CCLK) interface directly
with the FPGA device control signals. All FPGA devices can control the entire configuration pro-
cess and retrieve data from the configuration EEPROM without requiring an external intelligent
controller.
The configuration EEPROM RESET/OE and CE pins control the tri-state buffer on the DATA
output pin and enable the address counter. When RESET/OE is driven High, the configuration
EEPROM resets its address counter and tri-states its DATA pin. The CE pin also controls the
output of the AT17LV series configurator. If CE is held High after the RESET/OE reset pulse, the
counter is disabled and the DATA output pin is tri-stated. When OE is subsequently driven Low,
the counter and the DATA output pin are enabled. When RESET/OE is driven High again, the
address counter is reset and the DATA output pin is tri-stated, regardless of the state of CE.
When the configurator has driven out all of its data and CEO is driven Low, the device tri-states
the DATA pin to avoid contention with other configurators. Upon power-up, the address counter
is automatically reset.
This is the default setting for the device. Since almost all FPGAs use RESET Low and OE High,
this document will describe RESET/OE.
4. Pin Description
AT17LV65/
AT17LV128/
AT17LV256
AT17LV512/
AT17LV010
Name
8
DIP/
LAP/
20
20
I/O SOIC PLCC SOIC
8
DIP/
LAP
20
PLCC
20
SOIC
DATA
I/O
1
2
2
1
2
1
CLK
I
2
4
4
2
4
3
WP1
I
5
RESET/OE I
3
6
6
3
6
8
WP2
I
7
CE
I
4
8
8
4
8
10
GND
5
10
10
5
10
11
CEO
O
13
6
14
14
6
14
A2
I
READY
O
15
SER_EN
I
7
17
17
7
17
18
VCC
8
20
20
8
20
20
Note: 1. The CEO feature is not available on the AT17LV65 device.
8
DIP/
LAP/
SOIC
1
2
3
4
5
6
7
8
AT17LV002
20
PLCC
2
4
5
6
7
8
10
14
15
17
20
20
SOIC
1
3
8
10
11
13
18
20
AT17LV040
44
TQFP
40
43
13
15
18
21
23
35
38
44
TQFP
40
43
13
15
18
21
23
35
38
6 AT17LV65/128/256/512/010/002/040
2321I–CNFG–2/08

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]