RTD2011 Ver la hoja de datos (PDF) - Realtek Semiconductor

Número de pieza

componentes Descripción

Fabricante

RTD2011

Flat Panel Display Controller

Realtek Semiconductor 

Realtek

RTD2011

Figure

Figure 1 RTD2011 Pin-Out Diagram .........................................................................................................7

Figure 2 Board Power Plane Design..........................................................................................................8

Figure 3 Application System Block Diagram ...........................................................................................12

Figure 4 Chip Functional Block Diagram................................................................................................12

Figure 5 Input YUV 4:2:2(8-bits) Timing .................................................................................................13

Figure 6 Input Capture Window ...............................................................................................................15

Figure 7 Single Pixel Mode Display Data Timing....................................................................................16

Figure 8 Double Pixel Mode Display Data Timing ..................................................................................16

Figure 9 Display Active Window Diagram ...............................................................................................17

Figure 10 Brightness, Contrast & Gamma Correction block diagram ....................................................18

Figure 11 OSD color look-up table data path diagram............................................................................18

Figure 12 PLL System Control Diagram ..................................................................................................19

Figure 14 Serial Port Write Timing & Data Format ................................................................................20

Figure 15 Serial Port Read Timing...........................................................................................................20

Figure 21 OSD Block Diagram ................................................................................................................65

Figure 22 OSD Access Timing ..................................................................................................................66

Figure 23 Display Registers .....................................................................................................................67

Figure 24 Character Attribute Registers ..................................................................................................68

Figure 25 User Font RAM ........................................................................................................................68

Figure 26 Window area and shadow ........................................................................................................71

Figure 27 Window area and shadow ........................................................................................................74

Figure 28 Character height modification .................................................................................................77

Figure 29 Character effect........................................................................................................................79

Figure 30 PWM timing .............................................................................................................................81

Figure 31 Programming example for User’s font RAM............................................................................84

Figure 32 Display priority ........................................................................................................................85

Figure 33 Input Signal Timing..................................................................................................................89

Figure 34 Output Signal Timing ...............................................................................................................90

Figure 35 Serial Port Signal Timing.........................................................................................................91

Confidential

4

Share Link: