DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MT6589 Ver la hoja de datos (PDF) - MediaTek Inc

Número de pieza
componentes Descripción
Fabricante
MT6589 Datasheet PDF : 53 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MT6589
HSPA+ Smartphone Application Processor
Technical Brief
Confidential A
1.1 Platform Features
General
Smartphone two MCU subsystems
architecture
SLC NAND flash and eMMC bootloader
AP MCU subsystem
Quad-core ARM® Cortex-A7 MPCoreTM
operating at 1.2GHz
NEON multimedia processing engine
with SIMDv2/VFPv4 ISA support
32KB L1 I-cache and 32KB L1 D-cache
1MB unified L2 cache
DVFS technology with adaptive
operating voltage from 0.95V to 1.26V
MD MCU subsystem
ARM® Cortex-R4 processor with
maximum 480MHz operation frequency
64KB I-cache, 32KB D-cache
256KB TCM (tightly-coupled memory)
DSP for running modem/voice tasks,
with maximum 240MHz operation
frequency
High-performance AXI and AHB bus
General DMA engine and dedicated
DMA channels for peripheral data
transfer
Watchdog timer for system error
recovery
Power management for clock gating
control
MD external interfaces
Supports dual SIM/USIM interface
Interface pins with RF and radio-related
peripherals (antenna tuner, PA, …)
UART for modem logging/debugging
purpose
External memory interface
Supports LPDDR2 up to 2GB
32-bit data bus width
Memory clock up to 533MHz
Supports self-refresh/partial self-refresh
mode
Low-power operation
Programmable slew rate for memory
controller’s IO pads
Supports dual rank memory device
Advanced bandwidth arbitration control
Security
ARM® TrustZone® Security
Connectivity
USB2.0 high-speed OTG supporting 15
Tx and 15 Rx endpoints
USB2.0 full-speed host
NAND flash controller supporting NAND
bootable, iNAND2® and MoviNAND®
4 UART for GPS, BT, FM-RDS, modem
and debugging interfaces
IrDA FIR/MIR/SIR
SPI for external device
7 I2C to control peripheral devices, e.g.
CMOS image sensor, LCM or FM
receiver module
I2S for connection with optional external
hi-end audio codec
GPIOs
4 sets of memory card controllers
supporting SD/SDHC/MS/MSPRO/MMC
and SDIO2.0/3.0 protocols
Operating conditions
Core voltage: 1.05V
Processor DVFS voltage: 0.95V ~ 1.26V
(Typ. 1.05V; sleep mode 0.85V)
Processor SRAM voltage: 1.05V ~
1.26V (Typ. 1.05V; sleep mode 0.85V)
MediaTek Confidential
© 2012 MediaTek Inc.
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.
Page 7 of 53
loginid=chunping.miao@nbbsw.com,time=2012-11-23 14:49:04,ip=218.75.87.37,doctitle=MT6589_Technical_Brief_v0.2.docx,company=Bird_WCX

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]