P9533/1 Ver la hoja de datos (PDF) - NXP Semiconductors.
Número de pieza
componentes Descripción
Fabricante
P9533/1 Datasheet PDF : 24 Pages
| |||
NXP Semiconductors
PCA9533
4-bit I2C-bus LED dimmer
Table 3.
Symbol
SCL
SDA
VDD
Pin description …continued
Pin
Description
6
serial clock line
7
serial data line
8
supply voltage
6. Functional description
Refer to Figure 1 “Block diagram of PCA9533”.
6.1 Device address
Following a START condition, the bus master must output the address of the slave it is
accessing. The address of the PCA9533/01 is shown in Figure 4 and the address of
PCA9533/02 is shown in Figure 5.
slave address
slave address
1 1 0 0 0 1 0 R/W
002aae627
1 1 0 0 0 1 1 R/W
002aae628
Fig 4. PCA9533/01 slave address
Fig 5. PCA9533/02 slave address
The last bit of the address byte defines the operation to be performed. When set to logic 1
a read is selected, while a logic 0 selects a write operation.
6.2 Control register
Following the successful acknowledgement of the slave address, the bus master will send
a byte to the PCA9533, which will be stored in the Control register.
PCA9533_3
Product data sheet
0 0 0 AI 0 B2 B1 B0
Reset state: 00h
Fig 6. Control register
Auto-Increment
flag
register address
002aad744
The lowest 3 bits are used as a pointer to determine which register will be accessed.
If the Auto-Increment (AI) flag is set, the three low order bits of the Control register are
automatically incremented after a read or write. This allows the user to program the
registers sequentially. The contents of these bits will rollover to ‘000’ after the last register
is accessed.
When Auto-Increment flag is set (AI = 1) and a read sequence is initiated, the sequence
must start by reading a register different from the INPUT register (B2 B1 B0 ≠ 0 0 0).
Only the 3 least significant bits are affected by the AI flag. Unused bits must be
programmed with zeroes.
Rev. 03 — 27 April 2009
© NXP B.V. 2009. All rights reserved.
4 of 24
Share Link: 