DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

SI4362 Ver la hoja de datos (PDF) - Silicon Laboratories

Número de pieza
componentes Descripción
Fabricante
SI4362
Silabs
Silicon Laboratories Silabs
SI4362 Datasheet PDF : 47 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Si4362
2. Functional Description
The Si4362 is a high performance, low current, wireless ISM receiver that covers major sub-GHz bands. The wide
operating voltage range of 1.8–3.6 V and low current consumption make the Si4362 an ideal solution for battery
powered applications. The device uses a single-conversion mixer to downconvert the 2/4-level FSK/GFSK or
OOK/ASK modulated receive signal to a low IF frequency. Following a programmable gain amplifier (PGA) the
signal is converted to the digital domain by a high performance  ADC allowing filtering, demodulation, slicing,
and packet handling to be performed in the built-in DSP increasing the receiver’s performance and flexibility versus
analog based architectures. The demodulated signal is output to the system MCU through a programmable GPIO
or via the standard SPI bus by reading the 64-byte RX FIFO.
A single high precision local oscillator (LO) is used for receive mode. The LO is generated by an integrated VCO
and  Fractional-N PLL synthesizer. The synthesizer is designed to support configurable data rates from 100 bps
to 1 Mbps. The Si4362 operates in the frequency bands of 142–175, 283–350, 420–525, and 850–1050 MHz with
a maximum frequency accuracy step size of 28.6 Hz.
The Si4362 supports frequency hopping and antenna diversity switch control to extend the link range and improve
performance. Built-in antenna diversity and support for frequency hopping can be used to further extend range and
enhance performance. Antenna diversity is completely integrated into the Si4362 and can improve the system link
budget by 8–10 dB, resulting in substantial range increases under adverse environmental conditions. A highly
configurable packet handler allows for autonomous encoding/decoding of nearly any packet structure. Additional
system features, such as an automatic wake-up timer, low battery detector, 64 byte RX FIFOs, and preamble
detection, reduce overall current consumption and allows for the use of lower-cost system MCUs. An integrated
temperature sensor, power-on-reset (POR), and GPIOs further reduce overall system cost and size. The Si4362 is
designed to work with an MCU, crystal, and a few passive components to create a very low-cost system.
30 MHz
C3
L2
L1
C2
C1
SDN 20
1
RXp
2
RXn
3
NC 4
NC 5
6
19 18 17 16
15
14
Si4362 13
12
11
7 8 9 10
nSEL
SDI
SDO
SCLK
nIRQ
GP1
GP2
GP3
GP4
GP5
VDD
C4
C5
C6
100 p 100 n 1u
Figure 1. Si4362 Application Example
12
Rev 0.4

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]