PSD303R Ver la hoja de datos (PDF) - STMicroelectronics

Número de pieza

componentes Descripción

Fabricante

PSD303R

Low Cost Field Programmable Microcontroller Peripherals

STMicroelectronics 

PSD3XX Family

3.0

Key Features

t Single-chip programmable peripheral for microcontroller-based applications

t 256K to 1 Mbit of UV EPROM with the following features:

• Configurable as 32, 64, or 128 K x 8; or as 16, 32, or 64 K x 16

• Divided into eight equally-sized mappable blocks for optimized address mapping

• As fast as 70 ns access time, which includes address decoding

t Optional 16 Kbit SRAM is configurable as 2K x 8 or 1K x 16. The access time can be

as quick as 70 ns, including address decoding.

t 19 I/O pins that can be individually configured for :

• Microcontroller I/O port expansion

• Programmable Address decoder (PAD) I/O

• Latched address output

• Open-drain or CMOS output

) t Two Programmable Arrays (PAD A and PAD B) replace your PLD or decoder, and have

t(s the following features:

c • Up to 18 Inputs and 24 outputs

u • 40 Product terms (13 for PAD A and 27 for PAD B)

d • Ability to decode up to 1 MB of address without paging

Pro t(s) t Microcontroller logic that eliminates the need for external “glue logic” has the following

te c features:

le u • Ability to interface to multiplexed and non-multiplexed buses

d • Built-in address latches for multiplexed address/data bus

so ro • ALE and Reset polarity are programmable (Reset polarity not programmable on

b P V-versions)

- O te • Multiple configurations are possible for interface to many different microcontrollers

) le t Optional built-in page logic expands the MCU address space by up to 16 times

t(s so t Programmable power management with standby current as low as 1µA for low-voltage

c b version

du O • CMiser bit —programmable option to reduce AC power consumption in memory

ro ) - • Turbo Bit (ZPSD only)—programmable bit to reduce AC and DC power consumption

P t(s in the PADs.

te c t Track Mode that allows other microcontrollers or host processors to share access to the

le u local data bus

so rod t Built-in security locks the device and PAD decoding configuration

b P t Wide Operating Voltage Range

O te • V-versions: 2.7 to 5.5 volts

le • Others: 4.5 to 5.5 volts

so t Available in a variety of packaging (44-pin PLDCC, CLDCC, TQFP, and PQFP)

Ob t Simple, menu-driven software (PSDsoft) allows configuration and design entry on a PC.

4

Share Link: