MX25L6406E(2010) Ver la hoja de datos (PDF) - Macronix International
Número de pieza
componentes Descripción
Fabricante
MX25L6406E Datasheet PDF : 50 Pages
| |||
• Status Register Feature
• Electronic Identification
- JEDEC 1-byte manufacturer ID and 2-byte device ID
- RES command for 1-byte Device ID
- REMS commands for 1-byte manufacturer ID and 1-byte device ID
HARDWARE FEATURES
• PACKAGE
- 16-pin SOP (300mil)
- 8-pin SOP (200mil)
- 8-land WSON (8x6mm)
- All Pb-free devices are RoHS Compliant
MX25L6406E
GENERAL DESCRIPTION
The device feature a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus.
The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access
to the device is enabled by CS# input.
When it is in Dual Output read mode, the SI and SO pins become SIO0 and SIO1 pins for data output.
The device provides sequential read operation on whole chip.
After program/erase command is issued, auto program/ erase algorithms which program/ erase and verify the speci-
fied page or sector/block locations will be executed. Program command is executed on byte basis, or page basis, or
word basis for erase command is executes on sector, or block, or whole chip basis.
To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read
command can be issued to detect completion status of a program or erase operation via WIP bit.
Advanced security features enhance the protection and security functions, please see security features section for
more details.
When the device is not in operation and CS# is high, it is put in standby mode.
The device utilizes Macronix's proprietary memory cell, which reliably stores memory contents even after typical
100,000 program and erase cycles.
P/N: PM1577
REV. 1.1, NOV. 17, 2010
6
Share Link: 