4.2.11 C0DRC1âChannel A DRAM Controller Mode 1 ............................... 100
4.2.12 C1DRB0âChannel B DRAM Rank Boundary Address 0 .................. 100
4.2.13 C1DRB1âChannel B DRAM Rank Boundary Address 1 .................. 100
4.2.14 C1DRB2âChannel B DRAM Rank Boundary Address 2 .................. 100
4.2.15 C1DRB3âChannel B DRAM Rank Boundary Address 3 .................. 101
4.2.16 C1DRA0âChannel B DRAM Rank 0,1 Attribute ............................... 101
4.2.17 C1DRA2âChannel B DRAM Rank 2,3 Attribute ............................... 101
4.2.18 C1DCLKDISâChannel B DRAM Clock Disable ................................ 101
4.2.19 C1BNKARCâChannel B Bank Architecture ...................................... 101
4.2.20 C1DRT1âChannel B DRAM Timing Register 1 ................................ 102
4.2.21 C1DRC0âChannel B DRAM Controller Mode 0 ............................... 102
4.2.22 C1DRC1âChannel B DRAM Controller Mode 1 ............................... 102
4.2.23 PMCFGâPower Management Configuration .................................... 102
4.2.24 PMSTSâPower Management Status ................................................ 103
4.3 EPBAR RegistersâEgress Port Register Summary ......................................... 104
4.3.1 EPESDâEP Element Self Description............................................... 105
4.3.2 EPLE1DâEP Link Entry 1 Description .............................................. 106
4.3.3 EPLE1AâEP Link Entry 1 Address.................................................... 107
4.3.4 EPLE2DâEP Link Entry 2 Description .............................................. 107
4.3.5 EPLE2AâEP Link Entry 2 Address.................................................... 108
5
Host-PCI Express* Bridge Registers (D1:F0) (IntelÂź 82945G/82945GC/82945P/82945PL
Only)................................................................................................................................ 109
5.1 Configuration Register Details (D1:F0) .............................................................. 112
5.1.1 VID1âVendor Identification (D1:F0) .................................................. 112
5.1.2 DID1âDevice Identification (D1:F0) .................................................. 112
5.1.3 PCICMD1âPCI Command (D1:F0) ................................................... 113
5.1.4 PCISTS1âPCI Status (D1:F0)........................................................... 115
5.1.5 RID1âRevision Identification (D1:F0)................................................ 116
5.1.6 CC1âClass Code (D1:F0) ................................................................. 116
5.1.7 CL1âCache Line Size (D1:F0) .......................................................... 117
5.1.8 HDR1âHeader Type (D1:F0) ............................................................ 117
5.1.9 PBUSN1âPrimary Bus Number (D1:F0) ........................................... 117
5.1.10 SBUSN1âSecondary Bus Number (D1:F0) ...................................... 118
5.1.11 SUBUSN1âSubordinate Bus Number (D1:F0) ................................. 118
5.1.12 IOBASE1âI/O Base Address (D1:F0) ............................................... 119
5.1.13 IOLIMIT1âI/O Limit Address (D1:F0) ................................................ 119
5.1.14 SSTS1âSecondary Status (D1:F0) ................................................... 120
5.1.15 MBASE1âMemory Base Address (D1:F0)........................................ 121
5.1.16 MLIMIT1âMemory Limit Address (D1:F0) ......................................... 122
5.1.17 PMBASE1âPrefetchable Memory Base Address (D1:F0) ................ 123
5.1.18 PMLIMIT1âPrefetchable Memory Limit Address (D1:F0) ................. 124
5.1.19 CAPPTR1âCapabilities Pointer (D1:F0) ........................................... 124
5.1.20 INTRLINE1âInterrupt Line (D1:F0) ................................................... 125
5.1.21 INTRPIN1âInterrupt Pin (D1:F0) ....................................................... 125
5.1.22 BCTRL1âBridge Control (D1:F0) ...................................................... 126
5.1.23 PM_CAPID1âPower Management Capabilities (D1:F0) .................. 128
5.1.24 PM_CS1âPower Management Control/Status (D1:F0) .................... 129
5.1.25 SS_CAPIDâSubsystem ID and Vendor ID Capabilities (D1:F0) ...... 130
5.1.26 SSâSubsystem ID and Subsystem Vendor ID (D1:F0) .................... 130
5.1.27 MSI_CAPIDâMessage Signaled Interrupts Capability ID (D1:F0) .... 131
5.1.28 MCâMessage Control (D1:F0) .......................................................... 132
5.1.29 MAâMessage Address (D1:F0)......................................................... 133
IntelÂź 82945G/82945G/82945GC GMCH and 82945P/82945PL MCH Datasheet
5