AD9731(RevA) Ver la hoja de datos (PDF) - Analog Devices
Número de pieza
componentes Descripción
Fabricante
AD9731 Datasheet PDF : 11 Pages
| |||
5/27/99 8 PM
AD9731
Parameter
Temp
Test Level
Min
Typ
Max
Units
SFDR PERFORMANCE (Narrowband)13
2 MHz; 2 MHz Span
+25°C
V
25 MHz, 2 MHz Span
+25°C
V
10 MHz, 5 MHz Span (Clock = 170 MHz)
+25°C
V
INTERMODULATION DISTORTION14
F1 = 800 kHz, F2 = 900 kHz
+25°C
V
79
dB
61
dB
73
dB
58
dB
POWER SUPPLY15
Digital –V Supply Current
Analog –V Supply Current
Digital +V Supply Current
Power Dissipation
PSRR
+25°C
I
Full
VI
+25°C
I
Full
VI
+25°C
I
Full
VI
+25°C
V
Full
V
+25°C
V
27
37
27
42
45
53
45
66
13
20
15
22
439
449
100
mA
mA
mA
mA
mA
mA
mW
mW
µA/V
NOTES
1Measured as an error in ratio of full-scale current to current through R SET (640 µA nominal); ratio is nominally 32. DAC load is virtual ground.
2Internal reference voltage is tested under load conditions specified in Internal Reference Output current specification.
3Internal reference output current defines load conditions applied during Internal Reference Voltage test.
4Full-scale current variations among devices are higher when driving REFERENCE IN directly.
5Frequency at which a 3 dB change in output of DAC is observed; RL = 50 Ω; 100 mV modulation at midscale.
6Based on IFS = 32 (CONTROL AMP IN/RSET) when using internal control amplifier. DAC load is virtual ground.
7Measured as voltage settling at midscale transition to ± 0.1%; RL = 50 Ω.
8Measured from 50% point of rising edge of CLOCK signal to 1/2 LSB change in output signal.
9Peak glitch impulse is measured as the largest area under a single positive or negative transient.
10Measured with RL = 50 Ω and DAC operating in latched mode.
11Data must remain stable for specified time prior to rising edge of CLOCK.
12Data must remain stable for specified time after rising edge of CLOCK.
13SFDR is defined as the difference in signal energy between the full-scale fundamental signal and worst case spurious frequencies in the output spectrum window.
The frequency span is dc-to-Nyquist unless otherwise noted.
14Intermodulation distortion is the measure of the sum and difference products produced when a two-tone input is driven into the DAC. The distortion products
created will manifest themselves at sum and difference frequencies of the two tones.
15Supply voltages should remain stable within ± 5% for nominal operation.
Specifications subject to change without notice.
CLOCK
DATA
ANALOG OUTPUT
p w MIN
p w MAX
tS
CODE 1
DATA
CODE 1
tH
CODE 2
DATA
CODE 2
CODE 3
DATA
CODE 3
CODE 4
DATA
CODE 4
DETAIL OF SETTLING TIME
CLOCK
t PD
ANALOG OUTPUT
SPECIFIED
ERROR BAND
t ST
Figure 1. Timing Diagrams
GLITCH AREA =
1/2 HEIGHT ؋ WIDTH
H
W
REV. A
–3–
Share Link: 