MX27C8100MC-10 Ver la hoja de datos (PDF) - Macronix International
Número de pieza
componentes Descripción
Fabricante
MX27C8100MC-10 Datasheet PDF : 15 Pages
| |||
MX27C8100
BYTE-WIDE MODE
With BYTE/VPP at GND ± 0.2V, outputs Q8-15 are tri-
stated. If Q15/A-1 = VIH, outputs Q0-7 present data bits
Q8-15. If Q15/A-1 = VIL, outputs Q0-7 present data bits
Q0-7.
STANDBY MODE
The MX27C8100 has a CMOS standby mode which
reduces the maximum VCC current to 100 uA. It is
placed in CMOS standby when CE is at VCC ± 0.3 V. The
MX27C8100 also has a TTL-standby mode which
reduces the maximum VCC current to 1.5 mA. It is
placed in TTL-standby when CE is at VIH. When in
standby mode, the outputs are in a high-impedance
state, independent of the OE input.
TWO-LINE OUTPUT CONTROL FUNCTION
To accommodate multiple memory connections, a two-
line control function is provided to allow for:
1. Low memory power dissipation,
2. Assurance that output bus contention will not
occur.
It is recommended that CE be decoded and used as the
primary device-selecting function, while OE be made a
common connection to all devices in the array and
connected to the READ line from the system control bus.
This assures that all deselected memory devices are in
their low-power standby mode and that the output pins
are only active when data is desired from a particular
memory device.
SYSTEM CONSIDERATIONS
During the switch between active and standby
conditions, transient current peaks are produced on the
rising and falling edges of Chip Enable. The magnitude
of these transient current peaks is dependent on the
output capacitance loading of the device. At a minimum,
a 0.1 uF ceramic capacitor (high frequency, low inherent
inductance) should be used on each device between Vcc
and GND to minimize transient effects. In addition, to
overcome the voltage drop caused by the inductive
effects of the printed circuit board traces on One Time
Programmable Read Only Memory arrays, a 4.7 uF bulk
electrolytic capacitor should be used between VCC and
GND for each eight devices. The location of the
capacitor should be close to where the power supply is
connected to the array.
MODE SELECT TABLE
MODE
Read (Word)
Read (Upper Byte)
Read (Lower Byte)
Output Disable
Standby
Program
Program Verify
Program Inhibit
Manufacturer Code(3)
Device Code(3)
CE
OE
VIL
VIL
VIL
VIL
VIL
VIL
VIL
VIH
VIH
X
VIL
VIH
VIH
VIL
VIH
VIH
VIL
VIL
VIL
VIL
NOTES:
1. VH = 12.0V ± 0.5V
2. X Either VIL or VIH.
3. A1 - A8, A10 - A18 = VIL (for auto select)
P/N: PM0261
BYTE/
A9
A0
Q15/A-1 VPP(5) Q8-14
Q0-7
X
X
Q15 Out VCC
Q8-14 Out Q0-7 Out
X
X
VIH
GND
High Z
Q8-15 Out
X
X
VIL
GND
High Z
Q0-7 Out
X
X
High Z
X
High Z
High Z
X
X
High Z
X
High Z
High Z
X
X
Q15 In VPP
Q8-14 In
Q0-7 In
X
X
Q15 Out VPP
Q8-14 Out Q0-7 Out
X
X
High Z
VPP
High Z
High Z
VH
VIL
0B
VCC
00H
C2H
VH
VIH
1B
VCC
38H
16H
4. See DC Programming Characteristics for VPP voltages.
5. BYTE/VPP is intended for operation under DC Voltage conditions
only.
6. Manufacture code = 00C2H
Device code = B816H
REV. 2.4, NOV. 19, 2002
4
Share Link: 