LTC1642IGN Ver la hoja de datos (PDF) - Linear Technology

Número de pieza

componentes Descripción

Fabricante

LTC1642IGN

Hot Swap Controller

Linear Technology 

LTC1642

APPLICATIO S I FOR ATIO

Automatic Restart

If there is an overvoltage, and the resistor divider feeding

OV is connected to the output of the N-Channel pass

transistor, the LTC1642 will automatically restart even if

FAULT is not tied to ON. If the divider is connected to the

input side, the LTC1642 will restart itself only if FAULT is

tied to ON, and only after the overvoltage clears.

The OV and FB Comparators

The propagation delay through the OV and FB compara-

tors on low to high transitions depends strongly on the

differential input voltage. The relationship is shown in

Figure 11. The minimum propagation delay for large

overdrives is about 20µs. In addition the comparators

have 3mV of hysteresis.

Internal Voltage Clamp Protection

The LTC1642 includes a shunt regulator to protect itself

from VCC and SENSE pin voltages up to 33V. The regulator

turns on when VCC exceeds 16.5V and limits most of the

chip’s circuitry to 15V. When it is on the chip functions

normally with one exception: if the charge pump is on, the

GATE voltage is usually near ground but this is not

guaranteed. Use the OV pin to ensure that GATE is grounded.

The pull-up voltage on the RESET and FAULT pins follows

VCC until the shunt regulator turns on. When the regulator

is on the pull-up voltage is 14.4V.

Undervoltage Monitor

The LTC1642 will assert RESET if a monitored voltage falls

below an adjustable minimum. When the monitored volt-

age has exceeded its minimum for at least one system

timing cycle, RESET goes high. The monitoring circuitry

comprises an internal 1.22V bandgap reference, an inter-

nal precision voltage comparator and an external resistive

divider to monitor the output supply voltage.

The circuit is shown in Figure 12, and typical waveforms

in Figure 13. When the voltage at the FB pin rises above its

reset threshold (1.22V), the comparator output goes low

and a timing cycle starts (times 1 and 5). Following the

cycle RESET is pulled high. At time 2 the voltage at FB

drops below the comparator’s threshold and RESET is

pulled low. If the FB pin rises above the reset threshold for

less than a timing cycle the RESET output will remain low

(time 3 to time 4). The 15µA pull-up current source to VCC

on RESET has a series diode so the pin can be pulled above

VCC by an external pull-up resistor without forcing current

back into the supply.

IN

20V/DIV

OV

2V/DIV

GATE

20V/DIV

OUT

20V/DIV

CRWBR

RST TMR

FAULT

2V/DIV

2V/DIV

20V/DIV

100ms/DIV

1642 F10

Figure 10. Overvoltage Timing (Output Side)

70

60

50

40

30

20

10

0

0 40 80 120 160 200 240

OV OVERDRIVE (mV)

1642 F11

Figure 11. OV Comparator Propagation Delay vs

Overdrive Voltage

1642fb

13

Share Link: