ISL62881CCPUEVAL2Z Ver la hoja de datos (PDF) - Intersil
Número de pieza
componentes Descripción
Fabricante
ISL62881CCPUEVAL2Z Datasheet PDF : 19 Pages
| |||
Application Note AN1552
Author: Jia Wei
ISL62881CCPUEVAL2Z Evaluation Board User Guide
Hardware Description
The ISL62881CCPUEVAL2Z evaluation board
demonstrates the performance of the ISL62881C
single-phase synchronous-buck PWM VCORE controller
implementing Intel IMVP-6.5 protocol. The ISL62881C
features Intersil's Robust Ripple Regulator (R3™)
technology. An on-board dynamic-load generator is
included for evaluating the transient-load response. It
applies a 300µs pulse of approximately 0.2Ω load across
VO and PGND.
Contents of this document include:
• Design Criteria
• Recommended Test Equipment
• Interface Connections
• Switch Descriptions
• DIP Switch Descriptions
• Jumper Descriptions
• Test Point Descriptions
• Evaluation Board Documentation
- Bill of materials
- Schematic
- Silk-screen plots
- Board layer plots
TABLE 1. DC/DC DESIGN CRITERIA
PARAMETER
VALUE
UNITS
VIN
VO
Full-load
4.5 to 20
0 to 1.5
26
VDC
VDC
ADC
PWM Frequency
300
kHz
Recommended Equipment
• (Qty. 1) Adjustable 25V, 10A Power Supply
• (Qty. 1) Fixed 5V, 100mA Power Supply
• (Qty. 1) Fixed 12V, 100mA Power Supply
• (Qty. 1) Adjustable Constant Current Electronic Load
• (Qty. 1) Digital Voltmeter
• (Qty. 1) Four-Channel Oscilloscope
Interface Connections
• VIN: Input Voltage to the Power Stage
- J5: VIN Positive Power Input
- TP31: VIN Positive Voltage Sense
- J6: VIN Return Power Input
- TP32: VIN Return Voltage Sense
• VO: Regulated Output Voltage
- J12: VO Positive Power Output
- J14: VO Return Power Output
• +5V: +5V Input Voltage
- TP29: +5V Positive Input
- TP30: +5V Return Input
• +12V: Input Voltage for the Dynamic-load Generator
- TP3: 12V Positive Input
- TP2: 12V Return Input
Test Set-Up
_
Vin
+
TP18 TP14
RTN VSEN
J6
PGND
J5
VIN
on
S3
off
1
D1
0
S1 0 U2 1
VID0
VID1
VID2
VID3
VID4
VID5
VID6
J16
TP37
+3.3V
TP29
+5V
TP30
PGND
ISL62881CCPUEVAL2Z
TP3
TP2
on
S2
off
J12
VCORE
J14
PGND
J10
VCORE
+_5V
FIGURE 1. TEST SET-UP
Switch Descriptions
• S3: Enable
- OFF: Short the VR_ON pin to GND (disable PWM)
- ON: Allow the VR_ON pin to pull-up to +5V
(enable PWM)
• S2: Dynamic Load
- OFF: On-board dynamic load disabled
- ON: On-board dynamic load enabled
March 24, 2010
AN1552.0
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2010. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
Share Link: 