DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ITS612N1 Ver la hoja de datos (PDF) - Infineon Technologies

Número de pieza
componentes Descripción
Fabricante
ITS612N1 Datasheet PDF : 14 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
PROFET® ITS612N1
Pin
Symbol
Function
1
OUT1 (Load, L) Output 1, protected high-side power output of channel 1
2
GND
Logic ground
3
IN1
Input 1, activates channel 1 in case of logical high signal
4
Vbb
Positive power supply voltage,
the tab is shorted to this pin
5
ST
Diagnostic feedback: open drain, low on failure
6
IN2
Input 2, activates channel 2 in case of logical high signal
7
OUT2 (Load, L) Output 2, protected high-side power output of channel 2
Maximum Ratings at Tj = 25 °C unless otherwise specified
Parameter
Symbol
Supply voltage (overvoltage protection see page 4)
Vbb
Supply voltage for full short circuit protection
Tj Start=-40 ...+150°C
Load dump
RI3)= 2 ,
protection2) VLoadDump =
RL= 5.3 , td= 200 ms,
UA
IN=
+ Vs, UA = 13.5
low or high
V
Vbb
VLoad dump4)
Load current (Short circuit current, see page 5)
IL
Junction temperature
Tj
Operating temperature range
Ta
Storage temperature range
Tstg
Power dissipation (DC), TC 25 °C
Ptot
Inductive load switch-off energy dissipation, single pulse
Vbb = 12V, Tj,start = 150°C, TC = 150°C const.
one channel, IL = 2.3 A, ZL = 89 mH, 0 : EAS
both channels parallel, IL = 4.4 A, ZL = 47 mH, 0 :
see diagrams on page 9
Electrostatic discharge capability (ESD)
IN: VESD
(Human Body Model)
all other pins:
acc. MIL-STD883D, method 3015.7 and ESD assn. std. S5.1-1993
Input voltage (DC)
VIN
Current through input pin (DC)
IIN
Current through status pin (DC)
IST
see internal circuit diagrams page 7
Values Unit
43 V
34 V
60 V
self-limited A
+150 °C
-30 … +85
-40 ...+105
36 W
290 mJ
580
1.0 kV
2.0
-10 ... +16 V
±2.0 mA
±5.0
2) Supply voltages higher than Vbb(AZ) require an external current limit for the GND and status pins, e.g. with a
150 resistor in the GND connection and a 15 kresistor in series with the status pin. A resistor for the
protection of the input is integrated.
3)
4)
RI = internal resistance of the load dump test pulse generator
VLoad dump is setup without the DUT connected to the generator per ISO 7637-1 and DIN 40839
Infineon Technologies AG
2
2006-Mar-28

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]