V96SSC Ver la hoja de datos (PDF) - QuickLogic Corporation
Número de pieza
componentes Descripción
Fabricante
V96SSC
QuickLogic Corporation
V96SSC Datasheet PDF : 20 Pages
| |||
V96SSC
Table 4: Signal Descriptions (cont’d)
DMA and DRAM Controller Signals
Signal Type R
Description
DREQ[1:0]
DACK[1:0]
MA[11:0]
RAS[1:0]
CAS[3:0] or
CAL[3:0]
WE
LE
OE[1:0]
I
DMA request inputs.
O Hb DMA acknowledge outputs.
O12 Xb DRAM multiplexed memory address lines.
O12 Hb DRAM row address strobes.
O12
Hb
Column address strobes. In EDRAM mode, the CAS[3:0] signals
become CAL[3:0].
O12 Hb Memory write enable.
O12 Hb Latch enable.
O12 Hb Memory output enables.
Multimode I/O Signals
Each of these pins has two or more alternate functions. Pin function is controlled via the I/O
multiplexer
Signal Type R
Description
IO0
I/O Z Functions: Input port 0, Output port 0, I/O strobe 0.
IO1
I/O
Z
Functions: Input port 1, Output port 1, I/O strobe 1, serial clock for serial
communications unit in SPI mode.
IO2
I/O
Z
Functions: Input port 2, Output port 2, I/O strobe 2, serial data output
(TxD in UART mode, SDO in SPI mode).
IO3
I/O
Z
Functions: Input port 3, Output port 3, I/O strobe 3, serial data input
(RxD in UART mode, SDI in SPI mode).
IO4
I/O
Z
Functions: Input port 4, Output port 4, I/O strobe 4, refresh cycle indica-
tion from DRAM controller.
IO5
I/O Z Functions: Input port 5, Output port 5, I/O strobe 5, PREADY.
IO6
I/O
Z
Functions: Input port 6, Output port 6, I/O strobe 6, general purpose
timer 0 input.
IO7
I/O
Z
Functions: Input port 7, Output port 7, I/O strobe 7, general purpose
timer 1 input.
IO8
I/O Z Functions: Input port 0, Output port 0, general purpose timer 0 output.
IO9
I/O Z Functions: Input port 1, Output port 1, general purpose timer 1 output.
10
V96SSC Data Sheet Rev 2.3
Copyright © 1997, V3 Semiconductor Inc.
Share Link: